# 5A SIMPLE SWITCHER® Power Module with 5.5V Maximum Input Voltage 

Easy to Use 7 Pin Package


Isometric View


Bottom View
30107402
TO-PMOD 7 Pin Package
$10.16 \times 13.77 \times 4.57 \mathrm{~mm}(0.4 \times 0.39 \times 0.18 \mathrm{in})$ $\theta_{\mathrm{JA}}=20^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=1.9^{\circ} \mathrm{C} / \mathbf{W}$ (Note 3)

RoHS Compliant

## Electrical Specifications

- 25 W maximum total output power
- Up to 5A output current
- Input voltage range 2.95 V to 5.5 V
- Output voltage range 0.8 V to 5 V
- $\pm 1.63 \%$ feedback voltage accuracy over temperature
- Efficiency up to $96 \%$


## Key Features

- Integrated shielded inductor
- Flexible startup sequencing using external soft-start, tracking, and precision enable
- Protection against in-rush currents and faults such as input UVLO and output short-circuit
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ junction temperature operating range
- Single exposed pad and standard pinout for easy mounting and manufacturing
- Pin-to-pin compatible with LMZ10503 (3A/15W max)
LMZ10504 (4A/20W max)
- Fully enable for WEBENCH® and Power Designer


## Applications

■ Point-of-load conversions from 3.3V and 5V rails

- Space constrained applications
- Extreme temperatures/no air flow environments
- Noise sensitive applications (i.e. transceiver, medical)


## Performance Benefits

- Operates at high ambient temperatures
- High efficiency up to $96 \%$ reduces system heat generation
- Low radiated emissions (EMI) complies with EN55022 class B standard (Note 4)
- Passes $10 \mathrm{~V} / \mathrm{m}$ radiated immunity EMI test standard EN61000 4-3
- Low output voltage ripple of 10 mV allows for powering noise-sensitive transceiver and signaling ICs
- Fast transient response for powering FPGAs and ASICs


## System Performance



30107413


30107471
Radiated Emissions (EN 55022, Class B)


Typical Application Circuit


## Connection Diagram



## Ordering Information

| Order Number | Supplied As | Package Type | NSC Package Drawing | Package Marking |
| :---: | :---: | :---: | :---: | :---: |
| LMZ10505TZE-ADJ | 45 Units in a Rail | TO-PMOD-7 | TZA07A | LMZ10505TZ-ADJ |
| LMZ10505TZ-ADJ | 250 Units in Tape and Reel |  |  |  |
| LMZ10505TZX-ADJ | 500 Units in Tape and Reel |  |  |  |

## Pin Descriptions

| Pin Number | Name | Description |
| :---: | :---: | :--- |
| 1 | VIN | Power supply input. A low ESR input capacitance should be located as close as possible to the VIN <br> pin and exposed pad (EP). |
| 2 | EN | Active high enable input for the device. |
| 3 | SS | Soft-start control pin. An internal2 $\mu$ A current source charges an external capacitor connected between <br> SS and GND pins to set the output voltage ramp rate during startup. The SS pin can also be used to <br> configure the tracking feature. |
| 4 | GND | Power ground and signal ground. Provide a direct connection to the EP. Place the bottom feedback <br> resistor as close as possible to GND and FB pin. |
| 5 | FB | Feedback pin. This is the inverting input of the error amplifier used for sensing the output voltage. Keep <br> the copper area of this node small. |


| Pin Number | Name | Description |
| :---: | :---: | :--- |
| 6,7 | VOUT | The output terminal of the internal inductor. Connect the output filter capacitor between VOUT pin and <br> EP. |
| EP | Exposed <br> Pad | Exposed pad is used as a thermal connection to remove heat from the device. Connect this pad to the <br> PC board ground plane in order to reduce thermal resistance value. EP must also provide a direct <br> electrical connection to the input and output capacitors ground terminals. Connect EP to pin 4. |

## Absolute Maximum Ratings (Note 5) <br> If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VIN, VOUT, EN, FB, SS to GND<br>ESD Susceptibility (Note 6) $\pm 2 \mathrm{kV}$<br>Power Dissipation Junction Temperature<br>Internally Limited $150^{\circ} \mathrm{C}$

| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Peak Reflow Case Temperature | $245^{\circ} \mathrm{C}$ | (30 sec)

Operating Ratings (Note 5)

| VIN to GND | 2.95 V to 5.5 V |
| :--- | ---: |
| Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Electrical Characteristics Specifications with standard typeface are for $\mathrm{T}_{j}=25^{\circ} \mathrm{C}$ only; limits in bold face type apply over the operating junction temperature range $T_{J}$ of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.3 \mathrm{~V}$, unless otherwise indicated in the conditions column.

| Symbol | Parameter | Conditions | Min (Note 7) | $\begin{gathered} \text { Typ } \\ \text { (Note 8) } \end{gathered}$ | $\begin{gathered} \text { Max } \\ (\text { Note } 7 \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM PARAMETERS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{FB}}$ | Total Feedback Voltage Variation Including Line and Load Regulation | $\begin{aligned} & \mathrm{V}_{\text {IN }}=2.95 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~A} \text { to } 5 \mathrm{~A} \end{aligned}$ | 0.78 | 0.8 | 0.82 | V |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback Voltage Variation | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~A} \end{aligned}$ | 0.787 | 0.8 | 0.812 | V |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback Voltage Variation | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=5 \mathrm{~A} \end{aligned}$ | 0.785 | 0.798 | 0.81 | V |
| $\mathrm{V}_{\text {IN(UVLO) }}$ | Input UVLO Threshold (Measured at VIN pin) | Rising |  | 2.6 | 2.95 | V |
|  |  | Falling | 1.95 | 2.4 |  |  |
| $\mathrm{I}_{\text {SS }}$ | Soft-Start Current | Charging Current |  | 2 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Non-Switching Input Current | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ |  | 1.55 | 3 | mA |
| $\mathrm{I}_{\text {SD }}$ | Shut Down Quiescent Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 267 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OCL}}$ | Output Current Limit (Average Current) | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ | 5.1 | 7.3 | 8.7 | A |
| $\mathrm{f}_{\mathrm{FB}}$ | Frequency Fold-back | In current limit |  | 250 |  | kHz |
| PWM SECTION |  |  |  |  |  |  |
| $\mathrm{f}_{\text {Sw }}$ | Switching Frequency |  | 750 | 1000 | 1160 | kHz |
| $\mathrm{D}_{\text {range }}$ | PWM Duty Cycle Range |  | 0 |  | 100 | \% |
| ENABLE CONTROL |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EN-IH }}$ | EN Pin Rising Threshold |  |  | 1.23 | 1.8 | V |
| $\mathrm{V}_{\text {EN-IF }}$ | EN Pin Falling Threshold |  | 0.8 | 1.06 |  | V |
| THERMAL CONTROL |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SD }}$ | $\mathrm{T}_{\mathrm{J}}$ for Thermal Shutdown |  |  | 145 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SD-HYS }}$ | Hysteresis for Thermal Shutdown |  |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |
| THERMAL RESISTANCE |  |  |  |  |  |  |
| $\theta_{\text {JA }}$ | Junction to Ambient | (Note 3) |  | 20 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Junction to Case | No air flow |  | 1.9 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics Specifications with standard typeface are for $\mathrm{T}_{j}=25^{\circ} \mathrm{C}$ only; limits in bold face type apply over the operating junction temperature range $T_{J}$ of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.3 \mathrm{~V}$, unless otherwise indicated in the conditions column.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note } 7) \\ \hline \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 8) } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Max } \\ (\text { Note } 7 \end{array}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PERFORMANCE PARAMETERS |  |  |  |  |  |  |
| $\Delta \mathrm{V}_{\text {OUT }}$ | Output Voltage Ripple | $\begin{array}{\|l} \hline \text { Refer to Table } 3 \\ \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V} \\ \text { Bandwidth Limit }=2 \mathrm{MHz} \\ \hline \end{array}$ |  | 10 |  | $m V_{p k-p k}$ |
| $\Delta \mathrm{V}_{\text {OUT }}$ | Output Voltage Ripple | Refer to Table 5 Bandwidth Limit $=20 \mathrm{MHz}$ |  | 5 |  | $\mathrm{mV}_{\text {pk-pk }}$ |
| $\Delta \mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\mathrm{FB}}$ | Feedback Voltage Line Regulation | $\begin{aligned} & \Delta \mathrm{V}_{\text {IN }}=2.95 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~A} \end{aligned}$ |  | 0.04 |  | \% |
| $\Delta \mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {OUT }}$ | Output Voltage Line Regulation | $\begin{aligned} & \Delta \mathrm{V}_{\text {IN }}=2.95 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V} \end{aligned}$ |  | 0.04 |  | \% |
| $\Delta \mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\mathrm{FB}}$ | Feedback Voltage Load Regulation | $\mathrm{I}_{\text {OUt }}=0 \mathrm{~A}$ to 5A |  | 0.25 |  | \% |
| $\Delta \mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {OUT }}$ | Output Voltage Load Regulation | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=0 \mathrm{~A} \text { to } 5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V} \end{aligned}$ |  | 0.25 |  | \% |

## Efficiency

| $\eta$ | Peak Efficiency (1A) $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | 96.1 | \% |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ | 94.8 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | 93.1 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ | 92 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$ | 90.4 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$ | 86.8 |  |
| $\eta$ | Peak Efficiency (1A) $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ | 95.7 | \% |
|  |  | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | 94.1 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ | 93.0 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$ | 91.6 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$ | 88.3 |  |
| $\eta$ | Full Load Efficiency (5A) $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | 93.1 | \% |
|  |  | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ | 91.2 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | 88.5 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ | 86.7 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$ | 84.1 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$ | 78.2 |  |
| $\eta$ | Full Load Efficiency (5A) $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ | 89.8 | \% |
|  |  | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | 86.9 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ | 85.1 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$ | 82.5 |  |
|  |  | $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$ | 76.2 |  |

Note 3: $\theta_{\text {JA }}$ measured on a $2.25^{\prime \prime} \times 2.25^{\prime \prime}(5.8 \mathrm{~cm} \times 5.8 \mathrm{~cm})$ four layer board, with one ounce copper, thirty six 10 mil thermal vias, no air flow, and 1 W power dissipation. Refer to PCB Layout Diagrams or Evaluation Board Application Note: AN-2022.
Note 4: EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See Table 9 and layout for information on device under test.
Note 5: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 6: The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. Test method is per JESD22-AI14S.
Note 7: Min and Max limits are 100\% production tested at an ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ ) of $25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).
Note 8: Typical numbers are at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.

Typical Performance Characteristics Unless otherwise specified, the following conditions apply: $\mathrm{V}_{\mathrm{IN}}=$ $\mathrm{V}_{\mathrm{EN}}=5.0 \mathrm{~V}, \mathrm{C}_{\text {IN }}$ is $47 \mu \mathrm{~F} 10 \mathrm{~V} \times 5 \mathrm{R}$ ceramic capacitor; $\mathrm{T}_{\text {AMBIENT }}=25^{\circ} \mathrm{C}$ for efficiency curves and waveforms.

Load Transient Response
$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}$ to 4.5 A to 0.5 A step 20 MHz Bandwidth Limited
Refer to Table 5 for BOM, includes optional components

$100 \mu \mathrm{~s} / \mathrm{DIV}$
30107462
Output Voltage Ripple
$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=5 \mathrm{~A}, 20 \mathrm{mV} / \mathrm{DIV}$ Refer to Table 5 for BOM


500 ns/DIV
30107464
Efficiency
$\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

$\begin{gathered}\text { Load Transient Response }\end{gathered}$
$\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}$ to 4.5 A to 0.5 A step
20 MHz Bandwidth Limited


Output Voltage Ripple
$\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=5 \mathrm{~A}, 20 \mathrm{mV} / \mathrm{DIV}$ Refer to Table 5 for BOM


500 ns/DIV
30107465

Efficiency
$\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$



30107469
Efficiency
$\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$


30107468


Efficiency
$\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$


30107411
Efficiency
$\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$


30107467

## Current Derating






## Block Diagram



30107417

## General Description

The LMZ10505 SIMPLE SWITCHER® power module is a complete, easy-to-use DC-DC solution capable of driving up to a 5A load with exceptional power conversion efficiency, output voltage accuracy, line and load regulation. The LMZ10505 is available in an innovative package that enhances thermal performance and allows for hand or machine soldering.
The LMZ10505 can accept an input voltage rail between 2.95 V and 5.5 V and deliver an adjustable and highly accurate output voltage as low as 0.8 V . One megahertz fixed frequency PWM switching provides a predictable EMI characteristic. Two external compensation components can be adjusted to set the fastest response time, while allowing the option to use ceramic and/or electrolytic output capacitors. Externally programmable soft-start capacitor facilitates controlled startup. The LMZ10505 is a reliable and robust solution with the following features: lossless cycle-by-cycle peak current limit to protect for over current or short-circuit fault, thermal shutdown, input under-voltage lock-out, and pre-biased startup.

## Design Guideline And Operating Description

## Design Steps

LMZ10505 is fully supported by Webench $®$ and offers the following: component selection, performance, electrical, and thermal simulations as well as the Build-It board, for a reduced design time. On the other hand, all external components can be calculated by following the design procedure below.

1. Determine the input voltage and output voltage. Also, make note of the ripple voltage and voltage transient requirements.
2. Determine the necessary input and output capacitance.
3. Calculate the feedback resistor divider.
4. Select the optimized compensation component values.
5. Estimate the power dissipation and board thermal requirements.
6. Follow the PCB design guideline.
7. Learn about the LMZ10505 features such as enable, input UVLO, soft-start, tracking, pre-biased startup, current limit, and thermal shutdown.

## Design Example

For this example the following application parameters exist.

- $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$
- $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$
- $\mathrm{I}_{\text {OUT }}=5 \mathrm{~A}$
- $\Delta \mathrm{V}_{\text {OUT }}=20 \mathrm{mV}_{\mathrm{pk}-\mathrm{pk}}$
- $\Delta \mathrm{V}_{\text {o_tran }}= \pm 20 \mathrm{mV}_{\mathrm{pk}-\mathrm{pk}}$


## Input Capacitor Selection

A $22 \mu \mathrm{~F}$ or $47 \mu \mathrm{~F}$ high quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum input voltage is typically sufficient. The input capacitor must be placed as close as possible to the VIN pin and GND exposed pad to substantially eliminate the parasitic effects of any stray inductance or resistance on the PC board and supply lines.
Neglecting capacitor equivalent series resistance (ESR), the resultant input capacitor AC ripple voltage is a triangular waveform. The minimum input capacitance for a given peak-to-peak value ( $\Delta \mathrm{V}_{\text {IN }}$ ) of $\mathrm{V}_{\text {IN }}$ is specified as follows:

$$
c_{\text {in }} \geq \frac{\mathrm{I}_{\text {OUT }} \times \mathrm{D} \times(1-\mathrm{D})}{f_{\mathrm{SW}} \times \Delta \mathrm{V}_{\mathrm{IN}}}
$$

where the PWM duty cycle, D , is given by:

$$
D=\frac{V_{\text {OUT }}}{V_{\text {IN }}}
$$

If $\Delta \mathrm{V}_{\text {IN }}$ is $1 \%$ of $\mathrm{V}_{\mathbb{I N}}$, this equals to 50 mV and $\mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$

$$
\mathrm{C}_{\text {in }} \geq \frac{5 \mathrm{~A} \times\left(\frac{2.5 \mathrm{~V}}{5 \mathrm{~V}}\right) \times\left(1-\frac{2.5 \mathrm{~V}}{5 \mathrm{~V}}\right)}{1 \mathrm{MHz} \times 50 \mathrm{mV}} \geq 25 \mu \mathrm{~F}
$$

A second criteria before finalizing the $\mathrm{C}_{\text {in }}$ bypass capacitor is the RMS current capability. The necessary RMS current rating of the input capacitor to a buck regulator can be estimated by

$$
\begin{gathered}
I_{\operatorname{Cin}(R M S)}=I_{\text {OUT }} \times \sqrt{D(1-D)} \\
I_{\text {Cin(RMS })}=5 \mathrm{~A} \times \sqrt{\frac{2.5 \mathrm{~V}}{5 \mathrm{~V}}\left(1-\frac{2.5 \mathrm{~V}}{5 \mathrm{~V}}\right)}=2.5 \mathrm{~A}
\end{gathered}
$$

With this high AC current present in the input capacitor, the RMS current rating becomes an important parameter. The maximum input capacitor ripple voltage and RMS current occur at $50 \%$ duty cycle. Select an input capacitor rated for at least the maximum calculated $\mathrm{I}_{\mathrm{Cin}(\mathrm{RMS})}$.
Additional bulk capacitance with higher ESR may be required to damp any resonance effects of the input capacitance and parasitic inductance.

## Output Capacitor Selection

In general, $22 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ high quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum output voltage is sufficient given the optimal high frequency characteristics and low ESR of ceramic dielectrics. Although, the output capacitor can also be of electrolytic chemistry for increased capacitance density.
Two output capacitance equations are required to determine the minimum output capacitance. One equation determines the output capacitance $\left(\mathrm{C}_{\mathrm{O}}\right)$ based on PWM ripple voltage. The second equation determines $\mathrm{C}_{\mathrm{O}}$ based on the load transient characteristics. Select the largest capacitance value of the two.
The minimum capacitance, given the maximum output voltage ripple ( $\Delta \mathrm{V}_{\text {OUT }}$ ) requirement, is determined by the following equation:

$$
\Delta C_{\text {OUT }}=\frac{\Delta i_{L}}{8 \times f_{S W} \times\left[\Delta V_{\text {OUT }}-\left(\Delta i_{L} \times R_{E S R}\right)\right]}
$$

Where the peak to peak inductor current ripple $\left(\Delta \mathrm{i}_{\mathrm{L}}\right)$ is equal to:

$$
\Delta i_{L}=\frac{\left(V_{I N}-V_{\text {OUT }}\right) \times D}{L \times f_{S W}}
$$

$R_{\text {ESR }}$ is the total output capacitor $E S R, L$ is the inductance value of the internal power inductor, where $L=1.5 \mu \mathrm{H}$, and $f_{s w}=1 \mathrm{MHz}$. Therefore, per the design example:

$$
\Delta \mathrm{i}_{\mathrm{L}}=\frac{(5 \mathrm{~V}-2.5 \mathrm{~V}) \times \frac{2.5 \mathrm{~V}}{5 \mathrm{~V}}}{1.5 \mu \mathrm{H} \times 1 \mathrm{MHz}}=833 \mathrm{~mA}
$$

The minimum output capacitance requirement due to the PWM ripple voltage is:

$$
\begin{gathered}
\mathrm{C}_{\mathrm{O}} \geq \frac{833 \mathrm{~mA}}{8 \times 1 \mathrm{MHz} \times[20 \mathrm{mV}-(833 \mathrm{~mA} \times 3 \mathrm{~m} \Omega)]} \\
\mathrm{C}_{0} \geq 6 \mu \mathrm{~F}
\end{gathered}
$$

Three miliohms is a typical $R_{E S R}$ value for ceramic capacitors. The following equation provides a good first pass capacitance requirement for a load transient:

$$
C_{o} \geq \frac{I_{\text {step }} \times V_{F B} \times L \times V_{\text {IN }}}{4 \times V_{\text {OUT }} \times\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times \Delta V_{O} \text { tran }}
$$

Where $I_{\text {step }}$ is the peak to peak load step ( $10 \%$ to $90 \%$ of the maximum load for this example), $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$, and $\Delta \mathrm{V}_{\mathrm{O}_{\text {_tran }}}$ is the maximum output voltage deviation, which is $\pm 20 \mathrm{mV}$. Therefore the capacitance requirement for the given design parameters is:

$$
\begin{gathered}
\mathrm{C}_{0} \geq \frac{4 \mathrm{~A} \times 0.8 \mathrm{~V} \times 1.5 \mu \mathrm{H} \times 5 \mathrm{~V}}{4 \times 2.5 \mathrm{~V} \times(5 \mathrm{~V}-2.5 \mathrm{~V}) \times 20 \mathrm{mV}} \\
\mathrm{C}_{0} \geq 48 \mu \mathrm{~F}
\end{gathered}
$$

In this particular design the output capacitance is determined by the load transient requirements.
Table 1 lists some examples of commercially available capacitors that can be used with the LMZ10505.

## TABLE 1. Recommended Output Filter Capacitors

| $\mathbf{C}_{\mathbf{o}}(\boldsymbol{\mu F})$ | Voltage (V), $\mathbf{R}_{\text {ESR }}(\mathbf{m} \Omega)$ | Make | Manufacturer | Part Number | Case Size |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 22 | $6.3,<5$ | Ceramic, X5R | TDK | C3216X5R0J226M | 1206 |
| 47 | $6.3,<5$ | Ceramic, X5R | TDK | C3216X5R0J476M | 1206 |
| 47 | $6.3,<5$ | Ceramic, X5R | TDK | C3225X5R0J476M | 1210 |
| 47 | $10.0,<5$ | Ceramic, X5R | TDK | C3225X5R1A476M | 1210 |
| 100 | $6.3,<5$ | Ceramic, X5R | TDK | C3225X5R0J107M | 1210 |
| 100 | $6.3,50$ | Tantalum | AVX | TPSD157M006\#0050 | D, $7.5 \times 4.3 \times 2.9 \mathrm{~mm}$ |
| 100 | $6.3,25$ | Organic Polymer | Sanyo | 6 TPE100MPB2 | B2, $3.5 \times 2.8 \times 1.9 \mathrm{~mm}$ |
| 150 | $6.3,18$ | Organic Polymer | Sanyo | 6 6TPE150MIC2 | C2, $6.0 \times 3.2 \times 1.8 \mathrm{~mm}$ |
| 330 | $6.3,18$ | Organic Polymer | Sanyo | 6TPE330MIL | D3L, $7.3 \times 4.3 \times 2.8 \mathrm{~mm}$ |
| 470 | $6.3,23$ | Niobium Oxide | AVX | NOME37M006\#0023 | E, $7.3 \times 4.3 \times 4.1 \mathrm{~mm}$ |

Output Voltage Setting
A resistor divider network from $\mathrm{V}_{\text {OUT }}$ to the FB pin determines the desired output voltage as follows:

$$
V_{\text {OUT }}=0.8 \mathrm{~V} \times \frac{R_{\mathrm{fbt}}+R_{\text {fob }}}{R_{\mathrm{fbb}}}
$$

$R_{f b t}$ is defined based on the voltage loop requirements and $\mathrm{R}_{\mathrm{fbb}}$ is then selected for the desired output voltage. Resistors are normally selected as $0.5 \%$ or $1 \%$ tolerance. Higher accuracy resistors such as $0.1 \%$ are also available.
The feedback voltage (at $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ ) is accurate to within $-2.5 \% /+2.5 \%$ over temperature and over line and load regulation. Additionally, the LMZ10505 contains error nulling circuitry to substantially eliminate the feedback voltage variation over temperature as well as the long term aging effects of the internal amplifiers. In addition the zero nulling circuit dramatically reduces the 1/f noise of the bandgap amplifier and reference. The manifestation of this circuit action is that the duty cycle will have two slightly different but distinct operating points, each evident every other switching cycle.

## Loop Compensation

The LMZ10505 preserves flexibility by integrating the control components around the internal error amplifier while utilizing three small external compensation components from $\mathrm{V}_{\text {OUT }}$ to FB. An integrated type II (two pole, one zero) voltage-mode compensation network is featured. To ensure stability, an external resistor and small value capacitor can be added across the upper feedback resistor as a pole-zero pair to complete a type III (three pole, two zero) compensation network. The compensation components recommended in Table 2 provide type III compensation at an optimal control loop performance. The typical phase margin is $45^{\circ}$ with a bandwidth of 80 kHz . Calculated output capacitance values not listed in Table 2 should be verified before designing into production. A detailed application note is available to provide verification support, AN-2013. In general, calculated output capacitance values below the suggested value will have reduced phase margin and higher control loop bandwidth. Output capacitance values above the suggested values will experience a lower bandwidth and increased phase margin. Higher bandwidth is associated with faster system response to sudden changes such as load transients. Phase margin changes the characteristics of the response. Lower phase margin is associated with underdamped ringing and higher phase margin is associated with overdamped response. Losing all phase margin will cause the system to be unstable; an optimized area of
operation is $30^{\circ}$ to $60^{\circ}$ of phase margin, with a bandwidth of $100 \mathrm{kHz} \pm 20 \mathrm{kHz}$.


TABLE 2. LMZ10505 Compensation Component Values

| $\mathrm{V}_{\mathrm{IN}}$ <br> (V) | $\mathrm{C}_{0}(\mu \mathrm{~F})$ | ESR (m 2 ) |  | $\begin{aligned} & \hline \mathbf{R}_{\mathrm{fbt}} \\ & (\mathrm{k} \Omega) \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\text {comp }} \\ & (\mathrm{pF}) \end{aligned}$ | $\mathbf{R}_{\text {comp }}$ <br> (k $\Omega$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |
| 5.0 | 22 | 2 | 20 | 200 | 27 | 1.5 |
|  | 47 | 2 | 20 | 124 | 56 | 1.4 |
|  | 100 | 1 | 10 | 82.5 | 120 | 1 |
|  | 150 | 1 | 5 | 63.4 | 180 | 1.21 |
|  | 150 | 10 | 25 | 63.4 | 220 | 16.5 |
|  | 150 | 26 | 50 | 44.2 | 220 | 23.7 |
|  | 220 | 15 | 30 | 63.4 | 220 | 23.7 |
|  | 220 | 31 | 60 | 76.8 | 220 | 57.6 |
| 3.3 | 22 | 2 | 20 | 118 | 39 | 9.09 |
|  | 47 | 2 | 20 | 76.8 | 82 | 8.45 |
|  | 100 | 1 | 10 | 49.9 | 180 | 4.12 |
|  | 150 | 1 | 5 | 40.2 | 330 | 2.0 |
|  | 150 | 10 | 25 | 43.2 | 330 | 11.5 |
|  | 150 | 26 | 50 | 49.9 | 270 | 25.5 |
|  | 220 | 15 | 30 | 40.2 | 390 | 15.4 |
|  | 220 | 31 | 60 | 48.7 | 330 | 35.7 |

Note: In the special case where the output voltage is 0.8 V , it is recommended to remove $\mathrm{R}_{\mathrm{fbb}}$ and keep $\mathrm{R}_{\mathrm{fb}}, \mathrm{R}_{\text {comp }}$, and $\mathrm{C}_{\text {comp }}$ for a type III compensation.

## Estimate Power Dissipation And Board Thermal Requirements

Use the current derating curves in the typical performance characteristics section to obtain an estimate of power loss ( $\mathrm{P}_{\text {IC_LOSS }}$ ). For the design case of $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT}}=5 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}(\mathrm{MAX})}=85^{\circ} \mathrm{C}$, and $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}=125^{\circ} \mathrm{C}$, the device must see a thermal resistance from case to ambient ( $\theta_{\mathrm{CA}}$ ) of less than:

$$
\begin{gathered}
\theta_{\mathrm{CA}}<\frac{\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}-\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}}{\mathrm{P}_{\mathrm{IC} \_ \text {LOSS }}}-\theta_{\mathrm{JC}} \\
\theta_{\mathrm{CA}}<\frac{125^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}}{1.36 \mathrm{~W}}-1.9 \frac{{ }^{\circ} \mathrm{C}}{\mathrm{~W}}<27.5 \frac{{ }^{\circ} \mathrm{C}}{\mathrm{~W}}
\end{gathered}
$$

Given the typical thermal resistance from junction to case ( $\theta_{\mathrm{JC}}$ ) to be $1.9^{\circ} \mathrm{C} / \mathrm{W}$ (typ.). Continuously operating at a $\mathrm{T}_{\mathrm{J}}$ greater than $125^{\circ} \mathrm{C}$ will have a shorten life span.
To reach $\theta_{C A}=27.5^{\circ} \mathrm{C} / \mathrm{W}$, the PCB is required to dissipate heat effectively. With no airflow and no external heat, a good estimate of the required board area covered by 1oz. copper on both the top and bottom metal layers is:

$$
\begin{gathered}
\text { Board Area_cm }{ }^{2} \geq \frac{500}{\theta_{\mathrm{CA}}} \cdot \frac{{ }^{\circ} \mathrm{C} \times \mathrm{cm}^{2}}{\mathrm{~W}} \\
\text { Board Area_cm }{ }^{2} \geq \frac{500}{27.5 \frac{{ }^{\circ} \mathrm{C}}{\mathrm{~W}}} \cdot \frac{{ }^{\circ} \mathrm{C} \mathrm{x} \mathrm{~cm}}{}{ }^{2} \\
\mathrm{~W}
\end{gathered}
$$

As a result, approximately 18 square cm of 1oz. copper on top and bottom layers is required for the PCB design.
The PCB copper heat sink must be connected to the exposed pad (EP). Approximately thirty six, 10 mils ( $254 \mu \mathrm{~m}$ ) thermal vias spaced 59 mils ( 1.5 mm ) apart must connect the top copper to the bottom copper. For an extended discussion and formulations of thermal rules of thumb, refer to AN-2020. For an example of a high thermal performance PCB layout with $\theta_{\mathrm{JA}}$ of $20^{\circ} \mathrm{C} / \mathrm{W}$, refer to the evaluation board application note AN-2022 and for results of a study of the effects of the PCB designs, refer to AN-2026.

## PC Board Layout Guidelines

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DCDC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.


30107453

## FIGURE 1. High Current Loops

## 1. Minimize area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt current paths. The high current that does not overlap contains high di/dt, see Figure 1. Therefore physically place input capacitor ( $\mathrm{C}_{\mathrm{in} 1}$ ) as close as possible to the LMZ10505 VIN pin and GND exposed pad to avoid observable high frequency noise on the output pin. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).

## 2. Have a single point ground.

The ground connections for the feedback, soft-start, and enable components should be routed only to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly placed, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.

## 3. Minimize trace length to the FB pin.

Both feedback resistors, $\mathrm{R}_{\mathrm{fbt}}$ and $\mathrm{R}_{\mathrm{fbb}}$, and the compensation components, $\mathrm{R}_{\text {comp }}$ and $\mathrm{C}_{\text {comp }}$, should be located close to the FB pin. Since the FB node is high impedance, keep the copper area as small as possible. This is most important as relatively high value resistors are used to set the output voltage.

## 4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made at the load. Doing so will correct for voltage drops and provide optimum output accuracy.

## 5. Provide adequate device heat-sinking.

Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a $6 \times 6$ via array with minimum via diameter of 10 mils $(254 \mu \mathrm{~m})$ thermal vias spaced 59 mils ( 1.5 mm ). Ensure enough copper area is used for heat-sinking to keep the junction temperature below $125^{\circ} \mathrm{C}$.

## Additional Features

ENABLE
The LMZ10505 features an enable (EN) pin and associated comparator to allow the user to easily sequence the LMZ10505 from an external voltage rail, or to manually set the input UVLO threshold. The turn-on or rising threshold and hysteresis for this comparator are typically 1.23 V and 0.15 V respectively. The precise reference for the enable comparator allows the user to guarantee that the LMZ10505 will be disabled when the system demands it to be.

## ENABLE AND UVLO

Using a resistor divider from VIN to EN as shown in the schematic diagram below, the input voltage at which the part begins switching can be increased above the normal input UVLO level according to

$$
V_{\mathbb{I N}(U V L O)}=1.23 \mathrm{~V} \times \frac{\mathrm{R}_{\mathrm{tkb}}+\mathrm{R}_{\mathrm{tkkt}}}{\mathrm{R}_{\mathrm{tkkt}}}
$$

For example, suppose that the required input UVLO level is 3.69 V . Choosing $\mathrm{R}_{\text {enb }}=10 \mathrm{k} \Omega$, then we calculate $\mathrm{R}_{\text {ent }}=20$ $\mathrm{k} \Omega$.


Alternatively, the EN pin can be driven from another voltage source to cater to system sequencing requirements commonly found in FPGA and other multi-rail applications. The following schematic shows an LMZ10505 that is sequenced to start based on the voltage level of a master system rail ( $\mathrm{V}_{\text {OUT1 } 1}$ ).


## SOFT-START

The LMZ10505 begins to operate when both the VIN and EN, voltages exceed the rising UVLO and enable thresholds, respectively. A controlled soft-start eliminates inrush currents during startup and allows the user more control and flexibility when sequencing the LMZ10505 with other power supplies.
In the event of either VIN or EN decreasing below the falling UVLO or enable threshold respectively, the voltage on the
soft-start pin is collapsed by discharging the soft-start capacitor by a $14 \mu \mathrm{~A}$ (typ.) current sink to ground.

## SOFT-START CAPACITOR

Determine the soft-start capacitance with the following relationship

$$
C_{S S}=\frac{t_{S S} \times I_{S S}}{V_{R E F}}
$$

where $\mathrm{V}_{\mathrm{FB}}$ is the internal reference voltage (nominally 0.8 V ), $I_{S S}$ is the soft-start charging current (nominally $2 \mu \mathrm{~A}$ ) and $\mathrm{C}_{\mathrm{SS}}$ is the external soft-start capacitance.
Thus, the required soft-start capacitor per unit output voltage startup time is given by

$$
\mathrm{C}_{\mathrm{SS}}=2.5 \mathrm{nF} / \mathrm{ms}
$$

For example, a 4 ms soft-start time will yield a 10 nF capacitance. The minimum soft-start capacitance is 680 pF .

## TRACKING

The LMZ10505 can track the output of a master power supply during soft-start by connecting a resistor divider to the SS pin. In this way, the output voltage slew rate of the LMZ10505 will be controlled by a master supply for loads that require precise sequencing. When the tracking function is used, a small value soft-start capacitor should be connected to the SS pin to alleviate output voltage overshoot when recovering from a current limit fault.


## TRACKING - EQUAL SOFT-START TIME

One way to use the tracking feature is to design the tracking resistor divider so that the master supply output voltage, $\mathrm{V}_{\text {OUT1 }}$, and the LMZ10505 output voltage, $\mathrm{V}_{\text {OUT2 }}$, both rise together and reach their target values at the same time. This is termed ratiometric startup. For this case, the equation governing the values of tracking divider resistors $R_{\text {trkb }}$ and $R_{\text {trkt }}$ is given by

$$
R_{\text {trkb }}=\frac{R_{\text {tkt }}}{V_{\text {out } 1}-1.0 \mathrm{~V}}
$$

The above equation includes an offset voltage, of 200 mV , to ensure that the final value of the SS pin voltage exceeds the reference voltage of the LMZ10505. This offset will cause the LMZ10505 output voltage to reach regulation slightly before the master supply. A value of $33 \mathrm{k} \Omega 1 \%$ is recommended for $R_{\text {trkt }}$ as a compromise between high precision and low quiescent current through the divider while minimizing the effect of the $2 \mu \mathrm{~A}$ soft-start current source.
For example, if the master supply voltage $\mathrm{V}_{\mathrm{OUT1}}$ is 3.3 V and the LMZ10505 output voltage was 1.8 V , then the value of
$\mathrm{R}_{\text {trkb }}$ needed to give the two supplies identical soft-start times would be $14.3 \mathrm{k} \Omega$. A timing diagram for this example, the equal soft-start time case, is shown below.


TRACKING - EQUAL SLEW RATES
Alternatively, the tracking feature can be used to have similar output voltage ramp rates. This is referred to as simultaneous startup. In this case, the tracking resistors can be determined based on the following equation

$$
\mathrm{R}_{\text {trkb }}=\frac{0.8 \mathrm{~V}}{\mathrm{~V}_{\text {OUT2 } 2}-0.8 \mathrm{~V}} \times \mathrm{R}_{\text {trkt }}
$$

and to ensure proper overdrive of the SS pin

$$
\mathrm{V}_{\text {OUT2 }}<0.8 \times \mathrm{V}_{\text {OUT } 1}
$$

For the example case of $\mathrm{V}_{\text {OUT1 }}=5 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT2 }}=2.5 \mathrm{~V}$, with $R_{\text {trkt }}$ set to $33 \mathrm{k} \Omega$ as before, $\mathrm{R}_{\text {trkb }}$ is calculated from the above equation to be $15.5 \mathrm{k} \Omega$. A timing diagram for the case of equal slew rates is shown below.


## PRE-BIAS STARTUP CAPABILITY

At startup, the LMZ10505 is in a pre-biased state when the output voltage is greater than zero. This often occurs in many multi-rail applications such as when powering an ASIC, FPGA, or DSP. The output can be pre-biased in these applications through parasitic conduction paths from one supply rail to another. Even though the LMZ10505 is a synchronous converter, it will not pull the output low when a pre-bias condition exists. The LMZ10505 will not sink current during startup until the soft-start voltage exceeds the voltage on the FB pin. Since the device does not sink current it protects the load from damage that might otherwise occur if current is conducted through the parasitic paths of the load.

## CURRENT LIMIT

When a current greater than the output current limit (locL $\left.{ }^{( }\right)$is sensed, the on-time is immediately terminated and the low side MOSFET is activated. The low side MOSFET stays on for the entire next four switching cycles. During these skipped pulses, the voltage on the soft-start pin is reduced by discharging the soft-start capacitor by a current sink on the softstart pin of nominally $14 \mu \mathrm{~A}$. Subsequent over-current events will drain more and more charge from the soft-start capacitor, effectively decreasing the reference voltage as the output droops due to the pulse skipping. Reactivation of the soft-start circuitry ensures that when the over-current situation is removed, the part will resume normal operation smoothly.

## OVER-TEMPERATURE PROTECTION

When the LMZ10505 senses a junction temperature greater than $145^{\circ} \mathrm{C}$ (typ.), both switching MOSFETs are turned off and the part enters a standby state. Upon sensing a junction temperature below $135^{\circ} \mathrm{C}$ (typ.), the part will re-initiate the soft-start sequence and begin switching once again.

## LMZ10505 Application Circuit Schematic and BOMs

This section provides several application solutions with an associated bill of materials. The compensation for each solution was optimized to work over the full input range. Many
applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point.


30107454
FIGURE 2.

TABLE 3. Bill of Materials, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ to $5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=5 \mathrm{~A}$, Optimized for Electrolytic Input and Output Capacitance

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | SIMPLE SWITCHER $®$ | TO-PMOD-7 | National <br> Semiconductor | LMZ10505TZ-ADJ | 1 |
| $\mathrm{C}_{\mathrm{in} 1}$ | $150 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 18 \mathrm{~m} \Omega$ | $\mathrm{C} 2,6.0 \times 3.2 \times 1.8 \mathrm{~mm}$ | Sanyo | 6 TPE150MIC2 | 1 |
| $\mathrm{C}_{\mathrm{O} 1}$ | $330 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 18 \mathrm{~m} \Omega$ | $\mathrm{D} 3 \mathrm{~L}, 7.3 \times 4.3 \times 2.8 \mathrm{~mm}$ | Sanyo | 6 TPE330MIL | 1 |
| $\mathrm{R}_{\mathrm{fbt}}$ | $100 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW0603100KFKEA | 1 |
| $\mathrm{R}_{\mathrm{fbb}}$ | $47.5 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW060347K5FKEA | 1 |
| $\mathrm{R}_{\mathrm{comp}}$ | $15 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW060315K0FKEA | 1 |
| $\mathrm{C}_{\mathrm{comp}}$ | $330 \mathrm{pF}, \pm 5 \%, \mathrm{C0G}, 50 \mathrm{~V}$ | 0603 | TDK | C1608C0G1H331J | 1 |
| $\mathrm{C}_{\mathrm{SS}}$ | $10 \mathrm{nF}, \pm 10 \%, \mathrm{X7R}, 16 \mathrm{~V}$ | 0603 | Murata | GRM188R71C103KA01 | 1 |

TABLE 4. Bill of Materials, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT} \text { (MAX) }}=5 \mathrm{~A}$, Optimized for Solution Size and Transient Response

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U 1 | SIMPLE SWITCHER ® | TO-PMOD-7 | National <br> Semiconductor | LMZ10505TZ-ADJ | 1 |
| $\mathrm{C}_{\mathrm{in} 1}, \mathrm{C}_{\mathrm{O} 1}$ | $47 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 1206 | TDK | C3216X5R0J476M | 2 |
| $\mathrm{R}_{\mathrm{fbt}}$ | $110 \mathrm{k} \Omega$ | 0402 | Vishay Dale | CRCW0402100KFKED | 1 |
| $\mathrm{R}_{\text {comp }}$ | $1.0 \mathrm{k} \Omega$ | 0402 | Vishay Dale | CRCW04021K00FKED | 1 |
| $\mathrm{C}_{\text {comp }}$ | $27 \mathrm{pF}, \pm 5 \%, \mathrm{COG}, 50 \mathrm{~V}$ | 0402 | Murata | GRM1555C1H270JZ01 | 1 |
| $\mathrm{C}_{S S}$ | $10 \mathrm{nF}, \pm 10 \%, \mathrm{X7R}, 16 \mathrm{~V}$ | 0402 | Murata | GRM155R71C103KA01 | 1 |

In the case where the output voltage is 0.8 V , it is recommended to remove $\mathrm{R}_{\mathrm{fbb}}$ and keep $\mathrm{R}_{\mathrm{fb}}, \mathrm{R}_{\mathrm{comp}}$, and $\mathrm{C}_{\mathrm{comp}}$ for a type III compensation.


30107481
FIGURE 3.

TABLE 5. Bill of Materials, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ to $5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=5 \mathrm{~A}$, Optimized for Low Input and Output Ripple Voltage and Fast Transient Response

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | SIMPLE SWITCHER® | TO-PMOD-7 | National Semiconductor | LMZ10505TZ-ADJ | 1 |
| $\mathrm{C}_{\text {in1 }}$ | $22 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 10 \mathrm{~V}$ | 1210 | AVX | 1210ZD226MAT | 2 |
| $\mathrm{C}_{\text {in2 }}$ | $220 \mu \mathrm{~F}, 10 \mathrm{~V}, \mathrm{AL}$-Elec | E | Panasonic | EEE1AA221AP | 1* |
| $\mathrm{C}_{01}$ | $4.7 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 10 \mathrm{~V}$ | 0805 | AVX | 0805ZD475MAT | 1* |
| $\mathrm{C}_{02}$ | $22 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 1206 | AVX | 12066D226MAT | 1* |
| $\mathrm{C}_{03}$ | $100 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 1812 | AVX | 18126D107MAT | 1 |
| $\mathrm{R}_{\text {fbt }}$ | $75 \mathrm{k} \Omega$ | 0402 | Vishay Dale | CRCW040275K0FKED | 1 |
| $\mathrm{R}_{\mathrm{fbb}}$ | $34.8 \mathrm{k} \Omega$ | 0402 | Vishay Dale | CRCW040234K8FKED | 1 |
| $\mathrm{R}_{\text {comp }}$ | $1.0 \mathrm{k} \Omega$ | 0402 | Vishay Dale | CRCW04021K00FKED | 1 |
| $\mathrm{C}_{\text {comp }}$ | $100 \mathrm{pF}, \pm 5 \%, \mathrm{C} 0 \mathrm{G}, 50 \mathrm{~V}$ | 0402 | Murata | GRM1555C1H101JZ01 | 1 |
| $\mathrm{C}_{S S}$ | $10 \mathrm{nF}, \pm 10 \%, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | 0402 | Murata | GRM155R71C103KA01 | 1 |

* Optional components, include for low input and output voltage ripple.

TABLE 6. Output Voltage Setting ( $\mathrm{R}_{\mathrm{fbt}}=75 \mathrm{k} \Omega$ )

| $\mathbf{V}_{\text {OUT }}$ | $\mathbf{R}_{\mathrm{fbb}}$ |
| :---: | :---: |
| 2.5 V | $34.8 \mathrm{k} \Omega$ |
| 1.8 V | $59 \mathrm{k} \Omega$ |
| 1.5 V | $84.5 \mathrm{k} \Omega$ |
| 1.2 V | $150 \mathrm{k} \Omega$ |
| 0.9 V | $590 \mathrm{k} \Omega$ |



FIGURE 4.

TABLE 7. Bill of Materials, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ to $5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=5 \mathrm{~A}$

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | SIMPLE SWITCHER® | TO-PMOD-7 | National Semiconductor | LMZ10505TZ-ADJ | 1 |
| $\mathrm{C}_{\text {in1 }}$ | $1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | 0805 | TDK | C2012X7R1C105K | 1 |
| $\mathrm{C}_{\text {in2 }}, \mathrm{C}_{\mathrm{O} 1}$ | $4.7 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 0805 | TDK | C2012X5R0J475K | 2 |
| $\mathrm{C}_{\text {in3 }}, \mathrm{C}_{\mathrm{O} 2}$ | $22 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 16 \mathrm{~V}$ | 1210 | TDK | C3225X5R1C226M | 2 |
| $\mathrm{C}_{\text {in4 }}$ | $47 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 1210 | TDK | C3225X5R0J476M | 1 |
| $\mathrm{C}_{\text {in5 }}$ | $220 \mu \mathrm{~F}, 10 \mathrm{~V}, \mathrm{AL}$-Elec | E | Panasonic | EEE1AA221AP | 1 |
| $\mathrm{C}_{03}$ | $100 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 1812 | TDK | C4532X5R0J107M | 1 |
| $\mathrm{R}_{\text {fbt }}$ | $75 \mathrm{k} \Omega$ | 0805 | Vishay Dale | CRCW080575K0FKEA | 1 |
| $\mathrm{R}_{\mathrm{fbb}}$ | $34.8 \mathrm{k} \Omega$ | 0805 | Vishay Dale | CRCW080534K8FKEA | 1 |
| $\mathrm{R}_{\text {comp }}$ | $1.1 \mathrm{k} \Omega$ | 0805 | Vishay Dale | CRCW08051K10FKEA | 1 |
| $\mathrm{C}_{\text {comp }}$ | $180 \mathrm{pF}, \pm 5 \%, \mathrm{C} 0 \mathrm{G}, 50 \mathrm{~V}$ | 0603 | TDK | C1608C0G1H181J | 1 |
| $\mathrm{R}_{\text {en } 1}$ | $100 \mathrm{k} \Omega$ | 0805 | Vishay Dale | CRCW0805100KFKEA | 1 |
| $\mathrm{C}_{S S}$ | $10 \mathrm{nF}, \pm 5 \%, \mathrm{C} 0 \mathrm{G}, 50 \mathrm{~V}$ | 0805 | TDK | C2012C0G1H103J | 1 |

TABLE 8. Output Voltage Setting ( $\mathrm{R}_{\mathrm{fbt}}=75 \mathrm{k} \Omega$ )

| $\mathbf{V}_{\text {OUT }}$ | $\mathbf{R}_{\text {fbb }}$ |
| :---: | :---: |
| 2.5 V | $34.8 \mathrm{k} \Omega$ |
| 1.8 V | $59 \mathrm{k} \Omega$ |
| 1.5 V | $84.5 \mathrm{k} \Omega$ |
| 1.2 V | $150 \mathrm{k} \Omega$ |
| 0.9 V | $590 \mathrm{k} \Omega$ |



FIGURE 5.

TABLE 9. Bill of Materials, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=5 \mathrm{~A}$, Complies with EN55022 Class B Radiated Emissions

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U 1 | SIMPLE SWITCHER® | TO-PMOD-7 | National <br> Semiconductor | LMZ10505TZ-ADJ | 1 |
| $\mathrm{C}_{\text {in } 1}$ | $1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | 0805 | TDK | C2012X7R1C105K | 1 |
| $\mathrm{C}_{\text {in2 }}$ | $4.7 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 0805 | TDK | C2012X5R0J475K | 1 |
| $\mathrm{C}_{\mathrm{in} 3}$ | $47 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 1210 | TDK | C3225X5R0J476M | 1 |
| $\mathrm{C}_{\mathrm{O} 1}$ | $100 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ | 1812 | TDK | C4532X5R0J107M | 1 |
| $\mathrm{R}_{\mathrm{fbt}}$ | $75 \mathrm{k} \Omega$ | 0805 | Vishay Dale | CRCW080575K0FKEA | 1 |
| $\mathrm{R}_{\mathrm{fbb}}$ | $34.8 \mathrm{k} \Omega$ | 0805 | Vishay Dale | CRCW080534K8FKEA | 1 |
| $\mathrm{R}_{\mathrm{comp}}$ | $1.1 \mathrm{k} \Omega$ | 0805 | Vishay Dale | CRCW08051K10FKEA | 1 |
| $\mathrm{C}_{\mathrm{comp}}$ | $180 \mathrm{pF}, \pm 5 \%, \mathrm{C0G}, 50 \mathrm{~V}$ | 0603 | TDK | C1608C0G1H181J | 1 |
| $\mathrm{C}_{\mathrm{SS}}$ | $10 \mathrm{nF}, \pm 5 \%, \mathrm{COG}, 50 \mathrm{~V}$ | 0805 | TDK | C2012C0G1H103J | 1 |

TABLE 10. Output Voltage Setting ( $\mathrm{R}_{\mathrm{fbt}}=75 \mathrm{k} \Omega$ )

| $\mathbf{V}_{\text {OUT }}$ | $\mathbf{R}_{\mathrm{fbb}}$ |
| :---: | :---: |
| 3.3 V | $23.7 \mathrm{k} \Omega$ |
| 2.5 V | $34.8 \mathrm{k} \Omega$ |
| 1.8 V | $59 \mathrm{k} \Omega$ |
| 1.5 V | $84.5 \mathrm{k} \Omega$ |
| 1.2 V | $150 \mathrm{k} \Omega$ |
| 0.9 V | $590 \mathrm{k} \Omega$ |

## PCB Layout Diagrams

The PCB design is available in the LMZ10505 product folder at www.national.com.


30107476
FIGURE 6. Top Copper


30107477
FIGURE 7. Internal Layer 1 (Ground)


FIGURE 8. Internal Layer 2 (Ground and Signal Traces)


30107479

FIGURE 9. Bottom Copper

Physical Dimensions inches (millimeters) unless otherwise noted


For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

| Products |  | Design Support |  |
| :---: | :---: | :---: | :---: |
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/Ido | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage References | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Applications \& Markets | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempsensors | SolarMagic ${ }^{\text {TM }}$ | www.national.com/solarmagic |
| PLL/VCO | www.national.com/wireless | PowerWise® Design University | www.national.com/training |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2010 National Semiconductor Corporation
For the most current product information visit us at www.national.com

|  | National Semiconductor <br> Americas Technical <br> Support Center <br> Email: support@nsc.com <br> Tel: 1-800-272-9959 | National Semiconductor Europe <br> Technical Support Center <br> Email: europe.support@nsc.com | National Semiconductor Asia <br> Pacific Technical Support Center <br> Email: ap.support@nsc.com | National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com |
| :---: | :---: | :---: | :---: | :---: |

