

CDS/PGA & 10-bit A/D TG Converter

REJ03F0110-0100Z Rev.1.0 Jul 06, 2004

Description

The HD49351BP/HBP is a CMOS IC that provides CDS-PGA analog processing (CDS/PGA) suitable for CCD camera digital signal processing systems together with a 10-bit A/D converter and timing generator in a single chip. HD49351 has deleted the stripe mode, pd_mix mode, and added the 5 – 6 pulse and H_msk2 - 4 as contrasted with HD49335.

There are address map and timing generator charts besides this specification. May be contacted to our sales department if examining the details.


Functions

- Correlated double sampling
- PGA
- 10-bit ADC
- Timing generator
- Operates using only the 3 V voltage
- Corresponds to switching mode of power consumption and operating frequency 220 mW (Typ), maximum frequency: 36 MHz (HD49351HBP) 150 mW (Typ), maximum frequency: 25 MHz (HD49351BP)
- ADC direct input mode
- FBGA 65-pin package

Features

- Suppresses low-frequency noise, which output from CCD by the correlated double sampling.
- The S/H response frequency characteristics for the reference level can be adjusted using values of external parts and registers.
- High sensitivity is achieved due to the high S/N ratio and a wide dynamic range provided by a PG amplifier.
- PGA, pulse timing, standby mode, etc., is achieved via a serial interface.
- High precision is provided by a 10-bit-resolution A/D converter.
- Difference encoded gray code can be selected as an A/D output code. It is effective in suppression of solarization (wave pattern). It is patented by Renesas.
- Timing generator generates the all of pulse which are needed for CCD driving.

Pin Arrangement



Pin Description

BGA	PAD				Analog(A) or	
Pin No.	No.	Symbol	Description	I/O	Digital(D)	Remarks
K1	1	ID	Odd/even number line detecting pulse output pin	0	D	2 mA/10 pF
J1	2	DVss1, 2	CDS Digital ground + ADC output buffer ground (0V)	_	D	
H1 to D2	3 to 12	D0 to D9	Digital output (D0; LSB, D9; MSB)	0	D	2 mA/10 pF
C1	13	DVdd2	ADC output buffer power supply (3 V)	_	D	
C2, C3	14	Dvss3	General ground for TG (0V)	_	D	
B1	15	CLK_in	CLK input (max 72 MHz)	I	D	
A1	16	HD_in	HD input	I	D	
A2	17	VD_in	VD input	I	D	
B2	18	Reset	Hardware reset (for DLL reset)	ı	D	Schmitt trigger
A3	19	RG	Reset gate pulse output	0	D	3 mA/10 pF
B3	20	DVdd3	General power supply for TG (3V)	_	D	
B4	21	DVdd4	H1,2 buffer power supply (3 V)	_	D	
A4	22	H1	H.CCD transfer pulse output-1	0	D	30 mA/165 pF
B5	23	1/2clk_o	CLK_in 2 divided output. 3 divided output at 3 divided mode	0	D	2 mA/10 pF
A5	24	Dvss4	H1,2 buffer ground (0 V)	_	D	
B6	25	Dvss4	H1,2 buffer ground (0 V)	_	D	
A6	26	H2	H.CCD transfer pulse output-2	0	D	30 mA/165 pF
B7	27	1/4clk_o	CLK_in 4 divided output. 6 divided output at 3 divided mode	0	D	2 mA/10 pF
B8	28	DVdd4	H1,2 buffer power supply (3 V)	_	D	
A7	29	DVdd3	General power supply for TG (3 V)		D	


Pin Description (cont.)

A9 31 XV2 V.CCD transfer pulse output-2 O D 2 mA/10 pf A10 32 XV3 V.CCD transfer pulse output-3 O D 2 mA/10 pf B9 34 CH1 Read out pulse output-1 O D 2 mA/10 pf C10 35 CH2 Read out pulse output-2 O D 2 mA/10 pf C10 36 CH3 Read out pulse output-3 O D 2 mA/10 pf C9 36 CH3 Read out pulse output-4 O D 2 mA/10 pf C9 36 CH3 Read out pulse output-4 O D 2 mA/10 pf D9 37 CH4 Read out pulse output-4 O D 2 mA/10 pf E9 38 SUB_SW SUB voltage control output-1. Input the ADCK when 61 pin I/O D 2 mA/10 pf E10 40 SUB_PD SUB voltage control output-1. Input Vgate at Hi of 61 pin I/O D 2 mA/10 pf F10 41 STROB	BGA Pin No.	PAD No.	Symbol	Description	I/O	Analog(A) or Digital(D)	Remarks
A10 32 XV3 V.CCD transfer pulse output-3 O D 2 mA/10 pf	A8	30	XV1	V.CCD transfer pulse output-1	0	D	2 mA/10 pF
B10 33 XV4 V.CCD transfer pulse output-4 O D 2 mA/10 pf	A9	31	XV2	V.CCD transfer pulse output-2	0	D	2 mA/10 pF
B9 34	A10	32	XV3	V.CCD transfer pulse output-3	0	D	2 mA/10 pF
CH2	B10	33	XV4	V.CCD transfer pulse output-4	0	D	2 mA/10 pF
C9 36 CH3 Read out pulse output-3 O D 2 mA/10 pF D9 37 CH4 Read out pulse output-4 O D 2 mA/10 pF D10 38 XSUB Pulse output for electronic shutter O D 2 mA/10 pF E9 39 SUB_SW SUB voltage control output-1. Input the ADCK when 61 pin is Hi I/O D 2 mA/10 pF E10 40 SUB_PD SUB voltage control output-1. Input the ADCK when 61 pin is Hi I/O D 2 mA/10 pF F9 41 STROB Flash control output-1. Input Vgate at Hi of 61pin if I/O I/O D 2 mA/10 pF F10 42 DVss3 General ground for TG (0 V) — A — A — A H9 44 ADC_in A/D converter input pin I A — A H10 46 VRB ADC bottom standard voltage (0.1 µF for Gnd) — A — A H10 47 VRT ADC top standard voltage (0.1 µF for Gnd) — A — A H20 <	B9	34	CH1	Read out pulse output-1	0	D	2 mA/10 pF
D9 37	C10	35	CH2	Read out pulse output-2	0	D	2 mA/10 pF
D10 38	C9	36	CH3	Read out pulse output-3	0	D	2 mA/10 pF
E9 39 SUB_SW SUB voltage control output-1. Input the ADCK when 61 pin is Hi I/O D 2 mA/10 pf is Hi E10 40 SUB_PD SUB voltage control output. Input Vgate at Hi of 61 pin I/O D 2 mA/10 pf F9 41 STROB Flash control output. Input Vgate at Hi of 61 pin I/O D 2 mA/10 pf F10 42 DVSs3 General ground for TG (0 V) — A G9 43 AVss Analog ground (0 V) — A H9 44 ADC_in A/D converter input pin I A G10 45 BIAS Bias standard resistance (33 kΩ for Gnd) — A H10 46 VRB ADC bottom standard voltage (0.1 μF for Gnd) — A K10 47 VRT ADC top standard voltage (0.1 μF for Gnd) — A J10 48 VRM ADC middle standard voltage (0.1 μF for Gnd) — A K9 50 BLK_C Black level Cp in (1000pF for Gnd) — A	D9	37	CH4	Read out pulse output-4	0	D	2 mA/10 pF
is Hi	D10	38	XSUB	Pulse output for electronic shutter	0	D	2 mA/10 pF
F9	E9	39	SUB_SW		I/O	D	2 mA/10 pF
F10 42 DVss3 General ground for TG (0 V) — D G9 43 AVss Analog ground (0 V) — A H9 44 ADC_in A/D converter input pin I A G10 45 BIAS Bias standard resistance (33 kΩ for Gnd) — A H10 46 VRB ADC bottom standard voltage (0.1 μF for Gnd) — A K10 47 VRT ADC top standard voltage (0.1 μF for Gnd) — A J10 48 VRM ADC middle standard voltage (0.1 μF for Gnd) — A J10 48 VRM ADC middle standard voltage (0.1 μF for Gnd) — A K9 50 BLK, C Black level Cpin (1000pF for Gnd) — A K8 51 CDS_in CDS input pin I A K7 53 BLKFB Black level S/H pin O A K6 54 BLKSH Black level S/H pin O A J	E10	40	SUB_PD	SUB voltage control output-2	0	D	2 mA/10 pF
G9	F9	41	STROB	Flash control output. Input Vgate at Hi of 61pin	I/O	D	2 mA/10 pF
H9 44 ADC_in A/D converter input pin I A G10 45 BIAS Bias standard resistance (33 kΩ for Gnd) — A H10 46 VRB ADC bottom standard voltage (0.1 μF for Gnd) — A K10 47 VRT ADC top standard voltage (0.1 μF for Gnd) — A J10 48 VRM ADC middle standard voltage (0.1 μF for Gnd) — A J10 48 VRM ADC middle standard voltage (0.1 μF for Gnd) — A J2 49 Avdd Analog power supply (3 V) — A K9 50 BLK_C Black level C pin (1000pF for Gnd) — A K8 51 CDS_in CDS input pin I A J8 52 AVdd Analog power supply (3 V) — A K7 53 BLKFB Black level FB pin (1 μF between BLKFB and BLKSH) I A K6 54 BLKSH Black level FB pin (1 μF between BLKFB and BLKSH)	F10	42	DVss3	General ground for TG (0 V)	_	D	
Signature Sig	G9	43	AVss	Analog ground (0 V)	_	A	
H10	H9	44	ADC_in	A/D converter input pin	I	A	
K10	G10	45	BIAS	Bias standard resistance (33 kΩ for Gnd)	_	A	
J10	H10	46	VRB	ADC bottom standard voltage (0.1 µF for Gnd)	_	A	
Month	K10	47	VRT	ADC top standard voltage (0.1 µF for Gnd)	_	A	
K9 50 BLK_C Black level C pin (1000pF for Gnd) — A K8 51 CDS_in CDS input pin I A J8 52 AVdd Analog power supply (3 V) — A K7 53 BLKFB Black level FB pin (1 μF between BLKFB and BLKSH) I A K6 54 BLKSH Black level S/H pin O A J7 55 AVss Analog ground (0 V) — A J6 56 Test2 H: Normal operation, L: CDS single operation mode Input 38; CPDM, Input 39; ADCLK, Input 40; SP2, Input 41; SP1 I D J5 57 Test1 L: Slave mode, H: Master mode I D K5 58 DLL_C Analog delay DLL external C pin (100 pF for Gnd) O A J4 59 Dvdd1 Digital power supply (3 V) CDS, PAG, ADC part — D K4 60 MON Pulse monitor (SP1, SP2, ADCLK, OBP, CPDM, PBLK Output) O D 2 mA/10 pF output) J3 61 41 cont Input STROB = pin 41, Input ADCK = pin 39 at Low Input Vgate = pin 41, Input ADCK = pin 39 at Hi I D D	J10	48	VRM	ADC middle standard voltage (0.1 μF for Gnd)	_	A	
K8 51 CDS_in CDS input pin I A	J9	49	Avdd	Analog power supply (3 V)	_	A	
Section	K9	50	BLK_C	Black level C pin (1000pF for Gnd)	_	A	
STATE STA	K8	51	CDS_in	CDS input pin	ı	A	
K6 54 BLKSH Black level S/H pin O A J7 55 AVss Analog ground (0 V) — A J6 56 Test2 H: Normal operation, L: CDS single operation mode Input 36; PBLK at testing, Input 37; OBP, Input 38; CPDM, Input 39; ADCLK, Input 40; SP2, Input 41; SP1 I D J5 57 Test1 L: Slave mode, H: Master mode I D K5 58 DLL_C Analog delay DLL external C pin (100 pF for Gnd) O A J4 59 Dvdd1 Digital power supply (3 V) CDS, PAG, ADC part — D K4 60 MON Pulse monitor (SP1, SP2, ADCLK, OBP, CPDM, PBLK output) O D 2 mA/10 pF output) J3 61 41cont Input STROB = pin 41, Input SUB_SW = pin 39 at Low Input Vgate = pin 41, Input Vgate = pin 41, Input ADCK = pin 39 at Hi I D K3 63 SDATA Input serial data I D	J8	52	AVdd	Analog power supply (3 V)	_	A	
J7 55 AVss Analog ground (0 V) — A J6 56 Test2 H: Normal operation, L: CDS single operation mode Input 36; PBLK at testing, Input 37; OBP, Input 38; CPDM, Input 39; ADCLK, Input 40; SP2, Input 41; SP1 I D J5 57 Test1 L: Slave mode, H: Master mode I D K5 58 DLL_C Analog delay DLL external C pin (100 pF for Gnd) O A J4 59 Dvdd1 Digital power supply (3 V) CDS, PAG, ADC part — D K4 60 MON Pulse monitor (SP1, SP2, ADCLK, OBP, CPDM, PBLK Output) O D 2 mA/10 pF output) J3 61 41cont Input STROB = pin 41, Input SUB_SW = pin 39 at Low Input Vgate = pin 41, Input Vgate = pin 41, Input ADCK = pin 39 at Hi I D J2 62 CDS_CS Serial data CS at CDS part I D K3 63 SDATA Input serial data I D	K7	53	BLKFB	Black level FB pin (1 μF between BLKFB and BLKSH)	ı	A	
J6	K6	54	BLKSH	Black level S/H pin	0	A	
Input 36; PBLK at testing, Input 37; OBP, Input 38; CPDM, Input 39; ADCLK, Input 40; SP2, Input 41; SP1 J5	J7	55	AVss	Analog ground (0 V)	_	A	
K5 58 DLL_C Analog delay DLL external C pin (100 pF for Gnd) O A J4 59 Dvdd1 Digital power supply (3 V) CDS, PAG, ADC part — D K4 60 MON Pulse monitor (SP1, SP2, ADCLK, OBP, CPDM, PBLK output) O D 2 mA/10 pF output) J3 61 41cont Input STROB = pin 41, Input SUB_SW = pin 39 at Low Input Vgate = pin 41, Input ADCK = pin 39 at Hi I D J2 62 CDS_CS Serial data CS at CDS part I D K3 63 SDATA Input serial data I D	J6	56	Test2	Input 36; PBLK at testing, Input 37; OBP, Input 38; CPDM,	I	D	
J4 59 Dvdd1 Digital power supply (3 V) CDS, PAG, ADC part — D K4 60 MON Pulse monitor (SP1, SP2, ADCLK, OBP, CPDM, PBLK Output) O D 2 mA/10 pF output) J3 61 41 cont Input STROB = pin 41, Input SUB_SW = pin 39 at Low Input Vgate = pin 41, Input ADCK = pin 39 at Hi I D J2 62 CDS_CS Serial data CS at CDS part I D K3 63 SDATA Input serial data I D	J5	57	Test1	L: Slave mode, H: Master mode	I	D	
K4 60 MON Pulse monitor (SP1, SP2, ADCLK, OBP, CPDM, PBLK output) O D 2 mA/10 pF output J3 61 41 cont Input STROB = pin 41, Input SUB_SW = pin 39 at Low Input Vgate = pin 41, Input ADCK = pin 39 at Hi I D J2 62 CDS_CS Serial data CS at CDS part I D K3 63 SDATA Input serial data I D	K5	58	DLL_C	Analog delay DLL external C pin (100 pF for Gnd)	0	A	
output) J3 61 41cont Input STROB = pin 41, Input SUB_SW = pin 39 at Low Input Vgate = pin 41, Input ADCK = pin 39 at Hi J2 62 CDS_CS Serial data CS at CDS part I D K3 63 SDATA Input serial data I D	J4	59	Dvdd1	Digital power supply (3 V) CDS, PAG, ADC part	_	D	
Input Vgate = pin 41, Input ADCK = pin 39 at Hi J2	K4	60	MON	• • • • • • • • • • • • • • • • • • • •	0	D	2 mA/10 pF
J2 62 CDS_CS Serial data CS at CDS part I D K3 63 SDATA Input serial data I D	J3	61	41cont	– .	I	D	
·	J2	62	CDS_CS		I	D	
K2 64 SCK Input serial clock I D	K3	63	SDATA	Input serial data	I	D	
	K2	64	SCK	Input serial clock	I	D	

Input/Output Equivalent Circuit

Pin Name		Equivalent Circuit
Digital output	D0 to D9, RG, H1A to H2B, XV1 to XV4, CH1 to CH4, XSUB, SUB_SW, SUB_PD, STROB, MON	DIN Digital output
Digital input	ADCLK, OBP, CPDM, SP1,2, PBLK, CS, SCK, SDATA, CLK_in, HD_in, VD_in	Digital input W————————————————————————————————————
Analog	CDS_in	CDS_in Internally connected to VRT
	ADC_in	ADC_in Internally connected to VRM
	BLKSH, BLKFB, BLKC	BLKFB BLKSH BLKSH BLKC
	VRT, VRM, VRB	VRT VRM VRB AVDD
	BIAS	BIAS WHE

Block Diagram



Internal Functions

Functional Description

- CDS input
 - CCD low-frequency noise is suppressed by CDS (correlated double sampling).
 - The signal level is clamped at 14 LSB to 76 LSB (set by resister: 5 bit 2 LSB step controls) during the OB period. *1
 - Gain can be adjusted using 8 bits of register (0.132 dB steps) within the range from –2.36 dB to 31.40 dB. *2
- ADC input
 - The center level of the input signal is clamped at 512 LSB (Typ).
 - Gain can be adjusted using 8 bits of register (0.01784 times steps, register settings) within the range from 0.57 times (-4.86 dB) to 5.14 times (14.22 dB). *2
- Automatic offset calibration of PGA and ADC
- DC offset compensation feedback for CCD and CDS
- Pre-blanking
 - Digital output is fixed at clamp level
- Digital outputs enable function

Note: 1. It is not covered by warranty when 14 LSB settings

2. Full-scale digital output is defined as 0 dB (one time) when 1 V is input.

Operating Description

Figure 1 shows CDS/PGA + ADC function block.




Figure 1 CDS/PGA Functional Block Diagram

1. CDS (Correlated Double Sampling) Circuit

The CDS circuit extracts the voltage differential between the black level and a signal including the black level. The black level is directly sampled at C1 by using the SP1 pulse, buffered by the SHAMP, then provided to the CDSAMP.

The signal level is directly sampled at C2 by using the SP2 pulse, and then provided to CDSAMP (see figure 1). The difference between these two signal levels is extracted by the CDSAMP, which also operates as a programmable gain amplifier at the previous stage. The CDS input is biased with VRT (2 V). During the PBLK period, the above sampling and bias operation are paused.

2. PGA Circuit

The PGAMP is the programmable gain amplifier for the latter stage. The PGAMP and the CDSAMP set the gain using 8 bits of register.

The equation below shows how the gain changes when register value N is from 0 to 255.

In CDSIN mode: Gain = $(-2.36 \text{ dB} + 0.132 \text{ dB}) \times \text{N}$ (LOG linear).

In ADCIN mode: $Gain = (0.57 \text{ times} + 0.001784 \text{ times}) \times N \text{ (linear)}.$

Full-scale digital output is defined as 0 dB (one time) when 1 V is input.

Rev.1.0, Jul 06, 2004, page 6 of 28



3. Automatic Offset Calibration Function and Black-Level Clamp Data Settings

The DAC DC voltage added to the output of the PGA amplifier is adjusted by automatic offset calibration. The data, which cancels the output offset of the PGA amplifier and the input offset of the ADC, and the clamp data

The data, which cancels the output offset of the PGA amplifier and the input offset of the ADC, and the clamp data (14 LSB to 76 LSB) set by register are added and input to the DAC.

The automatic offset calibration starts automatically after the RESET mode set by register is cancelled and terminates after 40,000 clock cycles (when fclk = 40.0 MHz, 1.0 ms, fclk = 20.0 MHz, 2.0 ms).

4. DC Offset Compensation Feedback Function

Feedback is done to set the black signal level input during the OB period to the DC standard, and all offsets (including the CCD offset and the CDSAMP offset) are compensated for.

The offset from the ADC output is calculated during the OB period, and SHAMP feedback capacitor C3 is charged by the current DAC (see figure 1).

The open-loop differential gain ($\Delta Gain/\Delta H$) per 1 H of the feedback loop is given by the following equation. 1H is the one cycle of the OBP.

 Δ Gain/ Δ H = 0.078/(fclk × C3) (fclk: ADCLK frequency, C3: SHAMP external feedback capacitor)

Example: When fclk = 20 MHz and C3 = 1.0 μ F, Δ Gain/ Δ H = 0.0039

DC offset compensation per 1 H (LSB) = 0.0039 × Offset error (LSB) Note)

Note: There is a maximum value in the above-mentioned amount of offset errors.

When the PGAMP gain setting is changed, the high-speed lead-in operation state is entered, and the feedback loop gain is increased by a multiple of N. Loop gain multiplication factor N can be selected from 4 times, 8 times, 16 times, or 32 times by changing the register settings (see table 1). Note that the open-loop differential gain $(\Delta Gain/\Delta H)$ must be one or lower. If it is two or more, oscillation occurs.

The time from the termination of high-speed lead-in operation to the return of normal loop gain operation can be selected from 1 H, 2 H, 4 H, or 8 H. If the offset error is over 16 LSB, the high-speed lead-in operation continues, and when the offset error is 16 LSB or less, the operation returns to the normal loop-gain operation after 1 H, 2 H, 4 H, or 8 H depending on the register settings. (Refer to table 2.)

Table 1 Loop Gain Multiplication Factor during High-Speed Lead-In Operation

	HGain-Nsel (register settings)									
[0]	[1]	Multiplication Factor N								
L	L	× 4								
Н	L	× 8								
L	Н	× 16								
Н	Н	× 32								

Table 2 High-Speed Lead-In Operation Cancellation Time

HGsto (register	Cancellation	
[0]	[1]	Time
L	L	1 H
Н	L	2 H
L	Н	4 H
Н	Н	8 H

5. Pre-Blanking Function

During the PBLK input period, the CDS input operation is separated and protected from the large input signal. The ADC digital output is fixed to clamp data (14 to 76 LSB).

6. ADC Digital Output Control Function

The ADC digital output includes the functions output enable, code conversion, and test mode. Tables 3, 4 and 5 show the output functions and the codes.

Table 3 ADC Digital Output Functions

STBY	EST0	TEST1	LINV	MIN V	PBLK	ADC Digital Output	
S	F	F	⊒	Ξ	PE	D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	Operating Mode
Н	X	Х	Χ	X	Х	Hi-Z	Low-power wait state
L	Х	Х	Х	Χ	Χ	Hi-Z	Output Hi-Z
	L	L	L	L	L	Same as in table 4.	Normal operation
			L	Н	L	D9 is inverted in table 4.	
			Н	L	L	D8 to D0 are inverted in table 4.	
			Н	Н	L	D9 to D0 are inverted in table 4.	
			X	Χ	Н	Output code is set up to Clamp Level.	Pre-blanking
		Н	L	L	L	Same as in table 5.	Normal operation
			L	Н	L	D9 is inverted in table 5.	
			Н	L	L	D8 to D0 are inverted in table 5.	
			Н	Н	L	D9 to D0 are inverted in table 5.	
			Х	Χ	Н	Output code is set up to Clamp Level.	Pre-blanking
	Н	Х	L	L	Х	H L H L H L H L H L	Test mode
			L	Н	Х	; L ; L ; H ; L ; H ; L ; H ; L ; H ; L	
			Н	L	Χ	H H L H L H L H L H L H	
			Н	Н	Х		

Note: 1. STBY, TEST, LINV, and MINV are set by register.

 Table 4
 ADC Output Code (Binary)

Output	Pin		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Output	Steps 0		L	L	L	L	L	L	L	L	L	L
codes	1		L	L	L	L	L	L	L	L	L	н
	2		L	L	L	L	L	L	L	L	Н	L
	3		L	L	L	L	L	L	L	L	Н	н
	4		L	L	L	L	L	L	L	Н	L	L
	5		L	L	L	L	L	L	L	H	L	Н
	6		L	L	; L	: L	; L	L	L	: н	: н	: L
	:		:	1	1 :	1 :	1	:	:	:	:	1 1
	511		L	Н	Н	: н	: н	Н	Н	Н	Н	: н
	512		Н	L	L	L	L	L	L	L	L	L
												: 1
	1020		Н	Н	H	Н	Н	Н	Н	Н	L	. L
	1021		Н	Н	H	H	Н	Н	Н	Н	L	н
	1022		Н	H	H	H	; н	Н	Н	H	H	L
	1023		Н	Н	Н	H	Н	Н	Н	Н	Н	H

Table 5 ADC Output Code (Gray)

Output	Pin		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Output	Steps 0	1	L	L	L	L	L	L	L	L	L	L
codes	1		L	L	L	L	L	L	L	L	L	Н
	2		L	L	L	L	L	L	L	L	Н	Н
	3		L	L	L	L	L	L	L	L	Н	L
	4		L	L	L	į L	L	L	L	H	Н	L
	5		L	L	L L	; L	L	L L	L	: Н	: Н	: Н
	6		L	: L	: L	; L	; L	L	L	: Н	L	: Н
	:		:	1 :	:	1 1	1 :	1 :		:	:	:
	511		L	Н	L	L	L	L	L	L	L	L
	512		Н	Н	L	L	L	L	L	L	L	L
	:		:									
	1020		Н	L	L	L	L	L	L	L	Н	L
	1021	ļ	Н	L	L	, L	L	L	L	L	H	Н
	1022		Н	; L	; L	; L	; L	; L	L	; L	; L	; Н
	1023		Н	L	L	L	L	L	L	L	L	L

7. Adjustment of Black-Level S/H Response Frequency Characteristics The CR time constant that is used for sampling/hold (S/H) at the black level can be adjusted by changing the register settings, as shown in table 6.

Table 6 **SHSW CR Time Constant Setting**

		SHSW-fsel (Register setting)																													
	[0]	[1]	[2]	[3]	[0]	1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2][3]
	L	L	L	L	Н	L	L	L	L	Н	L	L	Н	Н	L	L	L	L	Н	L	Н	L	Н	L	L	Н	Н	L	Н	Н	H L
CR Time Constant (Typ) (cutoff frequency conversion)			nse /IHz		2.3 (69				2.5				2.6 (60						nse IHz			1 n Ml		- 1			nse 1Hz	-			sec Hz)
											,	SH	sw	-fs	el (Re	gis	ste	r se	etti	ng)										
	[0]	[1]	[2]	[3]	[0]	1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2][3]
	L	L	L	Н	Н	L	L	Н	L	Н	L	Н	Н	Н	L	Н	L	L	Н	Н	Н	L	Н	Н	L	Н	Н	Н	Н	Н	н н
CR Time Constant (Typ) (cutoff frequency conversion)			nse /IHz		4.8 (33				5.8 (27				6.6 (24						nse IHz	- 1		6 n Ml		- 1			nse Iz)	-	26. (6		sec z)

8. The SHAMP frequency characteristics can be adjusted by changing the register settings and the C4 value of the external pin.

The settings are shown in table 7.

Values other than those shown in the table 7 cannot be used.

BLKC

Recommendation value of C is 1000 pF

Table 7 **SHAMP Frequency Characteristics Setting**

		SHA-fsel (Register setting)													
LoPwr	[0]	[1]	[0]	[1]	[0]	[1]	[0]	[1]							
(Register setting)	L	L	Н	L	L	Н	Н	Н							
"Lo"	680	MHz 0 pF) pF)	1000	MHz 00 pF) pF)		MHz 10 pF 1 pF)	56 MHz 18000 pF (360 pF)								
"Hi"	1000	MHz)0 pF) pF)	1500	MHz 00 pF 0 pF)	2200	MHz 10 pF 1 pF)	24 MHz 27000 pF (820 pF)								

Note: Upper line: SHAMP cutoff frequency (Typ)
Middle line: Standard value of C4 (maximum value is not defined)
Lower line: Minimum value of C4 (do not set below this value)

Timing Chart

Figure 2 shows the timing chart when CDS_in and ADC_in input modes are used.




Figure 2 Output Timing Chart when CDS_in and ADC_in Input Modes are Used

- The ADC output (D0 to D9) is output at the rising edge of the ADCLK in both modes.
- Pipe-line delay is ten clock cycles when CDS_in is used and nine when ADC_in is used.
- In ADC_in input mode, the input signal is sampled at the rising edge of the ADCLK.

Detailed Timing Specifications

Detailed Timing Specifications when CDS_in Input Mode is Used

Figure 3 shows the detailed timing specifications when the CDS_in input mode is used, and table 8 shows each timing specification.




Figure 3 Detailed Timing Chart when CDS_in Input Mode is Used

Table 8 Timing Specifications when the CDS_in Input Mode is Used

No.	Timing	Symbol	Min	Тур	Max	Unit
(1)	Black-level signal fetch time	t _{CDS1}	_	(1.5)	_	ns
(2)	SP1 'Hi' period	t _{CDS2}	Typ × 0.8	1/4f _{CLK}	Typ × 1.2	ns
(3)	Signal-level fetch time	t _{CDS3}	_	(1.5)	_	ns
(4)	SP2 'Hi' period	t _{CDS4}	Typ \times 0.8	1/4f _{CLK}	Typ × 1.2	ns
(5)	SP1 falling to SP2 falling time	t _{CDS5}	Typ × 0.85	1/2f _{CLK}	Typ × 1.15	ns
(6)	SP1 falling to ADCLK rising inhibit time	t _{CDS6}	_	(5)	_	ns
(7), (8)	ADCLK t _{WH} min./t _{WL} min	t _{CDS7, 8}	11	_	_	ns
(9)	ADCLK rising to digital output holding time	t _{CHLD9}	_	(7)	_	ns
(10)	ADCLK rising to digital output delay time	t _{COD10}	_	(16)	_	ns

OBP Detailed Timing Specifications

Figure 4 shows the OBP detailed timing specifications.

The OB period is from the fifth to the twelfth clock cycle after the OB pulse is inputted. The average of the black signal level is taken for eight input cycles during the OB period and it becomes the clamp level (DC standard).




Figure 4 OBP Detailed Timing Specifications

Detailed Timing Specifications at Pre-Blanking

Figure 5 shows the pre-blanking detailed timing specifications.




Figure 5 Detailed Timing Specifications at Pre-Blanking

Detailed Timing Specifications when ADC_in Input Mode is Used

Figure 6 shows the detailed timing chart when ADC_in input mode is used, and table 9 shows each timing specification.




Figure 6 Detailed Timing Chart when ADC_in Input Mode is Used

Table 9 Timing Specifications when ADC_in Input Mode is Used

No.	Timing	Symbol	Min	Тур	Max	Unit
(1)	Signal fetch time	t _{ADC1}	_	(6)	_	ns
(2), (3)	ADCLK twh min./twl min.	t _{ADC2, 3}	Typ \times 0.85	1/2f _{ADCLK}	Typ × 1.15	ns
(4)	ADCLK rising to digital output hold time	t _{AHLD4}	_	(14.5)	_	ns
(5)	ADCLK rising to digital output delay time	t _{AOD5}	_	(23.5)	_	ns

depends on PGA gain in the LSI.

Dummy Clamp

It adjusts the mis-clamp which occurs when taking the photo under the highlight conditions. (Like a sun) Normally it woks with the OB clamp, however when black level is out of the range caused by hightlight enter to OB part, it changes to clamp processing by dummy bit level. Resister settings are follows.

```
D12, D11, D10 (Dummy CP) of address H'F7  
0, 0, 0; OFF  
0, 0, 1; +32  
0, 1, 0; +64  
0, 1, 1; +96  
1:1/8  
2:1/16  
3:1/32  
The amount of offset are changes automatically
```




Figure 7 Internal Bias Circuitry

Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$

Item	Symbol	Ratings	Unit	
Power supply voltage	Vdd(max)	4.1	V	
Power dissipation	Pt(max)	500	mW	
Operating power supply voltage	Vopr	2.70 to 3.45	V	
Analog input voltage	V _{IN} (max)	-0.3 to AVdd +0.3	V	
Digital input voltage	V _I (max)	-0.3 to DVdd +0.3	V	
Operating temperature	Topr	-10 to +75	°C	
Storage temperature	Tstg	-55 to +125	°C	

Note: AVdd, AVss are analog power source systems of CDS, PGA, and ADC.

DVdd1, DVss1 are digital power source systems of CDS, PGA and ADC.

DVdd2, DVss2 are buffer power source systems of ADC output.

DVdd3, DVss3 are general digital power source systems of TG.

DVdd4, DVss4 are buffer power source systems of H1 and H2.

- Pin 2 multi bonds the DVss1 and DVss2
- When pin 64 is set to Low, pin 41 = STROB output, pin 39 = SUB_SW output
 When Hi, pin 41 = Vgate input, pin 39 = ADCLK input

Electrical Characteristics

(Unless specified, Ta = 25°C, AVdd = 3.0 V, DVdd = 3.0 V, and $R_{BIAS} = 33 \text{ k}\Omega$)

• Items Common to CDS_in and ADC_in Input Modes

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Power supply voltage range	Vdd	2.70	3.00	3.45	V		
Conversion frequency	f _{CLK} hi	20	_	36	MHz	LoPwr = low *1	HD49351HBP
	f _{CLK} low	5.5	_	25	MHz	LoPwr = high	HD49351BP
Digital input voltage	V _{IH2}	$2.25 \times \frac{\text{DVdd}}{3.0}$	_	DVdd	V		All of digital input pin
	V _{IL2}	0	_	$0.6 \times \frac{\text{DVdd}}{3.0}$	V		- '
Digital output voltage	V _{OH}	DVdd -0.5	_	_	V	$I_{OH} = -1 \text{ mA}$	
	V _{OL}	_	_	0.5	V	$I_{OL} = +1 \text{ mA}$	
Digital input current	I _{IH}	_	_	50	μΑ	$DVdd = V_{IH} = 3.0 V$	
	I _{IL}	- 50	_	_	μΑ	$V_{IL} = 0 V$	
Digital output current	I _{OZH}	_	_	50	μΑ	$V_{OH} = Vdd$	
	I _{OZL}	-50	_	_	μΑ	$V_{OL} = 0 V$	
ADC resolution	RES	_	10	_	bit		
ADC integral linearity	INL	_	(2)	_	LSBp-p	$f_{CLK} = 20 \text{ MHz}$	
ADC differential linearity	DNL	_	(±0.3)	_	LSB	$f_{CLK} = 20 \text{ MHz}$	*2
Sleep current	I _{SLP}	-100	0	100	μА	Fix digital input pin to 0 V, output pin should open	
Standby current	I _{STBY}	_	3	5	mA	Fix digital I/O pin to 0 V	
Digital output Hi-Z delay	t _{HZ}	_	_	100	ns	$R_L = 2 k\Omega$,	Refer to figure 7
time	t _{LZ}	_	_	100	ns	C _L = 10 pF	
	t _{ZH}	_	_	100	ns	_	
	t _{ZL}	_	_	100	ns	_	

Notes: 1. It is expressing on the frequency in an analog circuit part. Please keep in your mind that TG part has 2 divided, 3 divided mode.

- 2. Differential linearity is the calculated difference in linearity errors between adjacent codes.
- 3. Values within parentheses () are for reference.

Rev.1.0, Jul 06, 2004, page 14 of 28



Electrical Characteristics (cont.)

(Unless specified, Ta = 25°C, AVdd = 3.0 V, DVdd = 3.0 V, and R_{BIAS} = 33 $k\Omega)$

• Items for CDS_in Input Mode

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Consumption current (1)	I _{DD1}	_	(65)	_	mΑ	f _{CLK} = 36 MHz	CDS_in mode
							LoPwr = low
Consumption current (2)	I_{DD2}	_	(50)	_	mΑ	$f_{CLK} = 20 \text{ MHz}$	CDS_in mode
							LoPwr = high
CCD offset tolerance range	V_{CCD}	(-150)	_	(150)	mV		
Timing specifications (1)	t _{CDS1}	_	(1.5)	_	ns		Refer to table 8
Timing specifications (2)	t _{CDS2}	Typ \times 0.8	1/4f _{CLK}	Typ × 1.2	ns		
Timing specifications (3)	t _{CDS3}	_	(1.5)	_	ns		
Timing specifications (4)	t _{CDS4}	Typ × 0.8	1/4f _{CLK}	Typ × 1.2	ns		
Timing specifications (5)	t _{CDS5}	Typ × 0.85	1/2f _{CLK}	Typ × 1.15	ns		
Timing specifications (6)	t _{CDS6}	_	(5)	_	ns		
Timing specifications (7)	t _{CDS7}	11	_	_	ns		
Timing specifications (8)	t _{CDS8}	11	_	_	ns		<u></u>
Timing specifications (9)	t _{CHLD9}	_	(7)	_	ns	$C_L = 10 pF$	<u> </u>
Timing specifications (10)	t _{COD10}	_	(16)	_	ns	C _L = 10 pF	
Clamp level	CLP(00)	_	(14)	_	LSB		
	CLP(09)	_	(32)	_	LSB		
	CLP(31)	_	(76)	_	LSB		
PGA gain at CDS input	PGA(0)	-4.4	-2.4	-0.4	dB		
	PGA(63)	4.1	6.1	8.1	dB		<u> </u>
	PGA(127)	12.5	14.5	16.5	dB		
	PGA(191)	21.0	23.0	25.0	dB		
	PGA(255)	29.4	31.4	33.4	dB		

Note: Values within parentheses () are for reference.

• Items for ADC_in Input Mode

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Consumption current (3)	I_{DD3}	_	(35)	_	mA	f _{CLK} = 36 MHz	ADC_in mode LoPwr = low
Consumption current (4)	I _{DD4}	_	(20)	_	mA	f _{CLK} = 25 MHz	ADC_in mode LoPwr = high
Timing specifications (11)	t _{ADC1}	_	(6)	_	ns		Refer to table 9
Timing specifications (12)	t _{ADC2}	$\text{Typ} \times 0.85$	1/2f _{ADCLK}	Typ × 1.15	ns		
Timing specifications (13)	t _{ADC3}	$\text{Typ} \times 0.85$	1/2f _{ADCLK}	Typ × 1.15	ns		
Timing specifications (14)	t _{AHLD4}	_	(14.5)	_	ns	C _L = 10 pF	
Timing specifications (15)	t _{AOD5}	_	(23.5)	_	ns	C _L = 10 pF	
Input current at ADC input	IIN _{CIN}	-110	_	110	μΑ	$V_{IN} = 1.0 \text{ to } 2.0 \text{ V}$	
Clamp level at ADC input	OF2	462	512	562	LSB		
PGA gain at ADC input	GSL(0)	0.45	0.57	0.72	Times		_
	GSL(63)	1.36	1.71	2.16	Times		
	GSL(127)	2.27	2.86	3.60	Times		
	GSL(191)	3.18	4.00	5.04	Times		
	GSL(255)	4.08	5.14	6.47	Times		

Note: Values within parentheses () are for reference.

Serial Interface Specifications

Timing Specifications




Figure 8 Serial Interface Timing Specifications


Item	Min	Max
f _{SCK}	_	5 MHz
t _{INT1,2}	50 ns	_
t _{su}	50 ns	_
t _{ho}	50 ns	_

Notes: 1. 3 byte continuous communications.

- 2. Input SCK with 24 clock when CS is Low.
- 3. It becomes invalid when data communications are stopped on the way.
- 4. Data becomes a default with hardware reset.
- Input more than double frequency of SCK to the CLK_in when transfer the serial data.

The Kind of Data

Data address has 256 type. H'00 to H'FF



Address map of each data referred to other sheet.

Details of timing generator refer to the timing chart on the other sheet together with this specification.

This specification only explains about the data of CDS part.

Explanation of Serial Data of CDS Part

Serial data of CDS part are assigned to address H'F0 to H'F8. Functions are follows.

			Add	ress						S	TD1[7:0] (L)					S	ΓD2[1	5:8]	(H)	
1	1	1	1	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0	D15	D14	D13				
											PGΔ	gain				· _ 1	est I	1	,			

PGA gain (D0 to D7 of address H'F0)

Details are referred to page 6 block diagram.

At CDS_in mode: -2.36 dB + 0.132 dB × N (Log linear)

At ADC_in mode: 0.57 times + 0.01784 times × N (Times linear)

*: Full-scale digital output is defined as 0 dB when 1 V is input.

Above PGA gain definition means input signal 1 Vp-p to CDS_in, and set N = 18 (correspond 2.36 dB), and then PGA outputs the 2 V full-range, and also ADC outputs the full code (1023).

This mean offset gain of PGA has $6 \, dB - 2.36 \, dB = 3.64 \, dB$, therefore it should be decided that how much dB add on.




Figure 9 Level Dia of PGA

• Test_I1 (D13 to D15 of address H'F0)

It controls the standard current of analog amplifier systems of CDS, PGA. Use data = 4 (D15 = 1) normally.

When data = 0, 50% current value with default

When data = 4, default

When data = 7, 150% current value with default

		Α	ddre	SS					S	TD1[7:0] (L)				STD2[15:8] ((H)		
1	1	1	1	0	0	0	1			D4	D3	D2	D1	D0	D15 D14	D13 D12	D11	D10	D9	D8
										^	^	1	^	^	$\overline{}$		~	$\overline{}$		$\overline{}$
										test0	MIN>	/IN	STBY	SLP	test_l2	SHS	W_fse	el	SHA	_fsel

• SLP and STBY (D0, D1 of address H'F1)

SLP: Stop the all circuit. Consumption current of CDS part is less than 10 μA . Start up from offset calibration when recover is needed.

STBY: Only the standard voltage generating circuit is operated. Consumption current of CDS part is about 3 mA. Allow 50 H time for feedback clamp is stabilized until recover.


Rev.1.0, Jul 06, 2004, page 17 of 28



- Output mode (D2 to D4 of address H'F1 and address H'F4 of D6)
 - It is a test mode. Combination details are page 8. Normally set to all 0.
- SHA-fsel (D8 to D9 of address H'F1)
 - It is a LPF switching of SH amplifier. Frequency characteristics are referred to page 9. To get rough idea, set the double cut off frequency point with using.
- SHSW-fsel (D10 to D13 of address H'F1)
 - It is a time constant which sampling the black level of SH amplifier. Frequency characteristics are referred to page 9. To get rough idea, set the double cut off frequency point with using. S/N changes by this data, so find the appropriate point with set data to up/down.
- Test_I2 (D14 to D15 of address H'F1)

Current of ADC analog part can be set minutely. Normally use data = 0.

- 0: Default (100%)
- 1: 150%
- 2: 50%
- 3:80%



• Clamp (D0 to D4 of address H'F2)

Determine the OB part level with digital code of ADC output.

Clamp level = setting data \times 2 + 14

Default data is 9 = 32 LSB.

• HGstop-Hsel, HGain-Nsel (D8 to D11 of address H'F2)

Determine the lead-in speed of OB clamp. Details are referred to page 7. PGA gain need to be changed for switch the high speed leading mode. Transfer the gain +1/-1 to previous field, its switch to high speed leading mode.

• Low_PWR (D12 of address H'F2)

Switch circuit current and frequency characteristic.

Data = 0: 40 MHz guarantee

Data = 1: 25 MHz guarantee

• ADSEL (D14 of address H'F2)

Data = 0: Select CDS_in

Data = 1: Select ADC in

Reset (D15 of address H'F2)

Software reset.

Data = 1: Normal

Data = 0: Reset

Offset calibration should be done when starting up with using this bit. Details are referred to page 23.

			Add	ress						S	TD1[7:0] (I	L)					S1	TD2[1	5:8] ((H)		
1	1	1	1	0	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	D15	D14	D13	D12	D11	D10	D9	D8

• Address H'F3 are all testing data.

Normally set to all 0., or do not transfer the data.

				Add	ress						S	TD1[7:0] (L)			ST	D2[1	5:8] ((H)		
1	1	1	1	1	0	1	0	0	D7	D6	D5	D4	D3	D2	D1	D0		D12	D11	D10	D9	D8
									∱ D late		H12	Buff			MON			\equiv	ray te		<u> </u>	code

• MON (D0 to D2 of address H'F4)

Select the pulse which output to pin MON (pin 60).

When D0 to D2: 0, Fix to Low
When 1, ADCLK
When 2, SP1
When 4, OBP
When 5, PBLK
When 6, CPDM
When 7, DLL_test

• H12Baff (D3 to D6 of address H'F4)

Select the buffer size which output to pin H1A, H2A (pin 22, 26).

D3: 2 mA buffer D4: 4 mA buffer D5: 10 mA buffer D6: 14 mA buffer

Above data can be on/off individually. Default is D6 can be on only. (18 mA buffer)

• VD latch (D7 of address H'F4)

Data = 0: Gain data is determined when CS rising

Data = 1: Gain data is determined when VD rising

• Gray (D8 to D9 of address H'F4)

ADC output code can be change to following types. Differential code is mentioned to next page.

Gray Code [1]	Gray Code [0]	Output Code
0	0	Binary code
0	1	Gray code
1	0	Differential encoded binary
1	1	Differential encoded gray

• Gray_test (D10 to D12 of address H'F4)

Data which determine the differential code and standard phase of gray code.

Gray code (D8 to D12 of address H'F4)

ADC output code can be change to following type by differential code gray SW (D9, D8).

Binary code at D8: 0, Gray code at D8: 1

Normal at D9: 0, differential code at D9: 1

Differential code and gray code are recommended for this countermeasure. Figure 10 indicates circuit block. When luminance signal changes are smoothly, the number of bit of switching digital output bit can be reduced and easily to reduce the ripple using this function. This function is especially effective for longer the settings of sensor more than clk = 30 MHz, and ADC output.

Figure 12 indicates the timing specifications.

Standard	Standard	Standard Data Output timing at
Phase (D10)	Phase (D11)	Selecting the Differential Code
0	0	Third and fourth
1	0	Fourth and fifth
0	1	Fifth and sixth
1	1	Sixth and seventh

adck phase (D12): ADCK polar to OBP

When 0: Select positive edge When 1: Select negative edge

Note: Color filter is different1 in the number of pixels with odd number and even number therefore first 2 pixcels should be standard.




Figure 10 Differential Code and Gray Code Circuit




Figure 11 Timing Specification of Differential Code





Figure 12 Complex Circuit Example at the DSP Side



• Address H'F5 sets the DLL delay time and selects the 1/4 phase. Details are on the next page. And D15 of address H'F8 can switch 2/3 divided mode but ensure that this address data relative to valid/invalid.

	D15 of address H'F8 = 0	D15 of address H'F8 = 1
Divided mode	Select the 2 divided, 1/4 phase	Select the 3 divided, 1/6 phase
D0 to D7 of address H'F5	Valid	Invalid
D0 to D14 of address H'F8	Invalid	Valid

- Phase settings of high speed pulse (address H'F5 to H'F8)
 - (1) Select the 1/4 phase from figure 13 at 2 divided mode (D15 = 0 of address H'F8). Select the 1/6 phase from figure 14 at 3 divided mode (D15 = 1 of address H'F8).P_SP1, P_SP2, P_ADCLK, P_RG
 - (2) Then select the necessary delay time from figure 15.DL_SP1, DL_SP2, DL_RG, DL_ADCLK RG can be set both of rising / falling edge optionally.




Figure 13 2 Divided Mode, 1/4 Phase Select (Valid at D15 = 0 of address H'F8)





Figure 14 3 Divided Mode, 1/6 Phase Select (Valid at D15 = 1 of address H'F8)

Default Value of Each Phases

	P_SP1	P_SP2	P_ADCLK	P_RG	
2 divided mode	1	2	1	0	
3 divided mode	0	3	1	5	

Note: 50% of duty pulse makes tr, tf of RG by DLL.



(3) Setting method of DLL




Figure 15 Analog Delay (DLL) Circuit Block.

• CDS_test (D12 of address H'F6) It is testing data. Normally set to 0.

• Dummy clamp current (D9 to 8 of address H'F7)

Data = When 0, 1/4 When 1, 1/8 When 2, 1/16 When 3, 1/32

Details are refer to page 13.

• Dummy clamp threshold (D12 to 10 of address H'F7)

Data = When 0, off When 1, +32 When 2, +64 When 3, +96 When 4, +128 When 5, +160 When 6, +192 When 7, +224

Details are refer to page 13.

Operation Sequence at Power On





Figure 16 Operation Sequence at Power On

Timing Specifications of High Speed Pulse




		twh		twl tr tf				Load						
Item	min	typ	max	min	typ	max	min	typ	max	min	typ	max	Unit	capacitance
H1/H2	14	20	_	14	20	_	_	8.0	14	_	8.0	14	ns	165 pF
RG	7	10	_	_	37	_	_	4.0	_	_	4.0	_	ns	15 pF
XV1 to 4	_	_	_	_	_	_	_	20	_	_	20	_	ns	15 pF
CH1 to 4	_	_	_	_	_	_	_	20	_	_	20	_	ns	15 pF
XSUB/SUB_SW	_	_	_	_	_	_	_	20	_	_	20	_	ns	15 pF

Item	min	typ	max	Unit
H1/H2 overlap	12	20	_	ns

Power supply specification of H1, H2, RG are 3.0 V to 3.3 V. Values are sensor CLK = when 18 MHz.


Notice for Use


- 1. Careful handling is necessary to prevent damage due to static electricity.
- 2. This product has been developed for consumer applications, and should not be used in non-consumer applications.
- 3. As this IC is sensitive to power line noise, the ground impedance should be kept as small as possible. Also, to prevent latchup, a ceramic capacitor of 0.1 μF or more and an electrolytic capacitor of 10 μF or more should be inserted between the ground and power supply.
- 4. Common connection of AV_{DD} and DV_{DD} should be made off-chip. If AV_{DD} and DV_{DD} are isolated by a noise filter, the phase difference should be 0.3 V or less at power-on and 0.1 V or less during operation.
- 5. If a noise filter is necessary, make a common connection after passage through the filter, as shown in the figure below.




- 6. Connect AV_{SS} and DV_{SS} off-chip using a common ground. If there are separate analog system and digital system set grounds, connect to the analog system.
- 7. When V_{DD} is specified in the data sheet, this indicates AV_{DD} and DV_{DD} .
- 8. No Connection (NC) pins are not connected inside the IC, but it is recommended that they be connected to power supply or ground pins or left open to prevent crosstalk in adjacent analog pins.
- 9. To ensure low thermal resistance of the package, a Cu-type lead material is used. As this material is less tolerant of bending than Fe-type lead material, careful handling is necessary.
- 10. The infrared reflow soldering method should be used to mount the chip. Note that general heating methods such as solder dipping cannot be used.
- 11. Serial communication should not be performed during the effective video period, since this will result in degraded picture quality. Also, use of dedicated ports is recommended for the SCK and SDATA signals used in the HD49330AF. If ports are to be shared with another IC, picture quality should first be thoroughly checked.
- 12. At power-on, automatic adjustment of the offset voltage generated from PGA, ADC, etc., must be implemented in accordance with the power-on operating sequence (see page 23).
- 13. Ripple noise of DC/DC converter which generates the voltage of analog part should set under –50 dB with power supply voltage.

Example of Recommended External Circuit





Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp, without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp, or an authorized Renesas Technology Corp, product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp, assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information as a total system before making a final decision on the applicability of the information as a total system before making a final decision on the applicability of the information as a total system before making a final decision on the applicability of the informati
- use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbHDornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.