DISCRETE SEMICONDUCTORS

DATA SHEET

PDTA114Y series PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

Product data sheet Supersedes data of 2003 Sep 09 2004 Aug 02



PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

FEATURES

- Built-in bias resistors
- · Simplified circuit design
- Reduction of component count
- Reduced pick and place costs.

APPLICATIONS

- General purpose switching and amplification
- · Inverter and interface circuits
- Circuit driver.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
V _{CEO}	collector-emitter voltage	_	-50	V
Io	output current (DC)	-	-100	mA
R1	bias resistor	10	_	kΩ
R2	bias resistor	47	-	kΩ

DESCRIPTION

PNP resistor-equipped transistor (see "Simplified outline, symbol and pinning" for package details).

PRODUCT OVERVIEW

TYPE NUMBER	PACKAGE		MARKING CODE	NPN COMPLEMENT	
	PHILIPS	EIAJ	MARKING CODE	NEW COMPLEMENT	
PDTA114YE	SOT416	SC-75	36	PDTC114YE	
PDTA114YEF	SOT490	SC-89	37	PDTC114YEF	
PDTA114YK	SOT346	SC-59	54	PDTC114YK	
PDTA114YM	SOT883	SC-101	DF	PDTC114YM	
PDTA114YS	SOT54 (TO-92)	SC-43	TA114Y	PDTC114YS	
PDTA114YT	SOT23	-	*29 ⁽¹⁾	PDTC114YT	
PDTA114YU	SOT323	SC-70	*55 ⁽¹⁾	PDTC114YU	

Note

^{1. * =} p: Made in Hong Kong.

^{* =} t: Made in Malaysia.

^{* =} W: Made in China.

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

SIMPLIFIED OUTLINE, SYMBOL AND PINNING

TYPE NUMBER	E NUMBER SIMPLIFIED OUTLINE AND SYMBOL		PINNING		
ITPE NUMBER			DESCRIPTION		
PDTA114YS	## AMM338	1 2 3	base collector emitter		
PDTA114YE PDTA114YEF PDTA114YK PDTA114YT PDTA114YU	3 1 R2 2 2 Top view MDB271	1 2 3	base emitter collector		
PDTA114YM	2 R1 3 Bottom view MDB267	1 2 3	base emitter collector		

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter	_	-50	V
V _{CEO}	collector-emitter voltage	open base	_	-50	V
V_{EBO}	emitter-base voltage	open collector	_	-10	٧
V _I	input voltage				
	positive		_	+6	V
	negative		_	-40	V
Io	output current (DC)		_	-100	mA
I _{CM}	peak collector current		_	-100	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C			
	SOT54	note 1	_	500	mW
	SOT23	note 1	_	250	mW
	SOT346	note 1	_	250	mW
	SOT323	note 1	_	200	mW
	SOT490	notes 1 and 2	_	250	mW
	SOT883	notes 2 and 3	_	250	mW
	SOT416	note 1	_	150	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		_	150	°C
T _{amb}	operating ambient temperature		-65	+150	°C

Notes

- 1. Refer to standard mounting conditions.
- 2. Reflow soldering is the only recommended soldering method.
- 3. Refer to SOT883 standard mounting conditions; FR4 with 60 μm copper strip line.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	in free air		
	SOT54	note 1	250	K/W
	SOT23	note 1	500	K/W
	SOT346	note 1	500	K/W
	SOT323	note 1	625	K/W
	SOT490	note 1	500	K/W
	SOT883	notes 2 and 3	500	K/W
	SOT416	note 1	833	K/W

Notes

- 1. Refer to standard mounting conditions.
- 2. Reflow soldering is the only recommended soldering method.
- 3. Refer to SOT883 standard mounting conditions; FR4 with 60 μm copper strip line.

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

CHARACTERISTICS

 T_{amb} = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{CBO}	collector-base cut-off current	$V_{CB} = -50 \text{ V}; I_E = 0$	_	_	-100	nA
I _{CEO}	collector-emitter cut-off current	$V_{CE} = -30 \text{ V}; I_B = 0$	_	_	-1	μА
		$V_{CE} = -30 \text{ V}; I_B = 0; T_j = 150 ^{\circ}\text{C}$	_	_	-50	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0$	_	_	-150	μΑ
h _{FE}	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -5 \text{ mA}$	100	_	_	
V _{CEsat}	collector-emitter saturation voltage	$I_C = -5 \text{ mA}; I_B = -0.25 \text{ mA}$	_	_	-100	mV
$V_{i(off)}$	input-off voltage	$I_C = -100 \mu A; V_{CE} = -5 V$	_	-0.7	-0.5	V
V _{i(on)}	input-on voltage	$I_C = -1 \text{ mA}; V_{CE} = -0.3 \text{ V}$	-1.4	-0.8	_	V
R1	input resistor		7	10	13	kΩ
R2 R1	resistor ratio		3.7	4.7	5.7	
C _c	collector capacitance	$I_E = I_e = 0$; $V_{CB} = -10 \text{ V}$; $f = 1 \text{ MHz}$	_	_	3	pF


PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

PACKAGE OUTLINES

Plastic surface-mounted package; 3 leads

SOT490



PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

SOT346 Plastic surface-mounted package; 3 leads A В = v (M) A **→** | w (M) B е detail X scale **DIMENSIONS** (mm are the original dimensions) ${\sf H}_{\sf E}$ UNIT e₁ L_{p} 1.3 0.1 0.50 0.26 0.6 0.33 1.9 0.95 0.2 1.0 0.013 0.35 REFERENCES **EUROPEAN** OUTLINE ISSUE DATE VERSION **PROJECTION** IEC **JEDEC JEITA** 04-11-11 SOT346 TO-236 SC-59A 06-03-16

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

Leadless ultra small plastic package; 3 solder lands; body 1.0 x 0.6 x 0.5 mm **SOT883** 1 mm **DIMENSIONS (mm are the original dimensions)** A⁽¹⁾ UNIT Ε L_1 e₁ max 0.55 0.30 0.50 0.20 0.62 1.02 0.30 0.03 0.35 0.65 mm 0.46 0.12 0.47 0.55 0.95 0.22 1. Including plating thickness REFERENCES OUTLINE VERSION **EUROPEAN** ISSUE DATE PROJECTION IEC JEDEC JEITA 03-02-05 $\bigoplus \bigoplus$ SOT883 SC-101 03-04-03


PNP resistor-equipped transistors; $R1 = 10 \text{ k}\Omega$, $R2 = 47 \text{ k}\Omega$

PDTA114Y series

Plastic single-ended leaded (through hole) package; 3 leads

SOT54

04-11-16



2004 Aug 02 9

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

SOT23 Plastic surface-mounted package; 3 leads A = v M A → w M B detail X scale **DIMENSIONS** (mm are the original dimensions) A_1 bp H_{E} UNIT e₁ L_{p} max. 1.1 0.48 0.15 1.4 0.45 0.55 1.9 0.95 0.2 0.1 0.9 0.38 REFERENCES **EUROPEAN** OUTLINE ISSUE DATE VERSION **PROJECTION** IEC **JEDEC JEITA** 04-11-04 SOT23 TO-236AB 06-03-16

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

Plastic surface-mounted package; 3 leads **SOT323** В X H_{E} = v (M) A **←** w M B detail X 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT ${\sf H}_{\sf E}$ Q Lp w e₁ 0.25 2.2 1.35 0.23 0.1 1.3 0.65 mm 0.2 0.2 REFERENCES **EUROPEAN** OUTLINE **ISSUE DATE** PROJECTION VERSION IEC **JEDEC JEITA** -04-11-04 SOT323 SC-70 06-03-16

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

Plastic surface-mounted package; 3 leads **SOT416** В Α = v M A Q С **→** w M B detail X scale **DIMENSIONS** (mm are the original dimensions) Α₁ UNIT e₁ Ε ${\sf H}_{\sf E}$ L_{p} Q max 0.30 0.25 0.9 1.75 0.45 0.23 0.95 1 0.5 0.2 0.2 0.15 0.10 0.7 1.45 0.13 REFERENCES **EUROPEAN** OUTLINE ISSUE DATE VERSION **PROJECTION** IEC **JEDEC JEITA** 04-11-04 SOT416 SC-75 06-03-16

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 47 k Ω

PDTA114Y series

DATA SHEET STATUS

DOCUMENT STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾	DEFINITION
Objective data sheet	Development	This document contains data from the objective specification for product development.
Preliminary data sheet	Qualification	This document contains data from the preliminary specification.
Product data sheet	Production	This document contains the product specification.

Notes

- 1. Please consult the most recently issued document before initiating or completing a design.
- 2. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

DISCLAIMERS

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and

operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

NXP Semiconductors

Customer notification

This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content, except for package outline drawings which were updated to the latest version.

Contact information

For additional information please visit: http://www.nxp.com
For sales offices addresses send e-mail to: salesaddresses@nxp.com

© NXP B.V. 2009

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands R75/04/pp14 Date of release: 2004 Aug 02 Document order number: 9397 750 13647

