

PRELIMINARY

May 1997

NOT RECOMMENDED FOR NEW DESIGNS
 See HC5509A1R3060
 or contact our Technical Support Center at
 1-888-INTERSIL or www.intersil.com/tsc

SLIC

Subscriber Line Interface Circuit

Features

- DI Monolithic High Voltage Process
- Compatible with Worldwide PBX and CO Performance Requirements
- Controlled Supply of Battery Feed Current with Programmable Current Limit
- Operates with 5V Positive Supply (V_{B+})
- Internal Ring Relay Driver and a Utility Relay Driver
- High Impedance Mode for Subscriber Loop
- High Temperature Alarm Output
- Low Power Consumption During Standby Functions
- Switch Hook, Ground Key, and Ring Trip Detection
- Selective Power Denial to Subscriber
- Voice Path Active During Power Denial
- On Chip Op-Amp for 2 Wire Impedance Matching

Applications

- Solid State Line Interface Circuit for PBX or Central Office Systems, Digital Loop Carrier Systems
- Hotel/Motel Switching Systems
- Direct Inward Dialing (DID) Trunks
- Voice Messaging PBX's
- High Voltage 2W/4W, 4W/2W Hybrid

Description

The HC-5509A1 telephone Subscriber Line Interface Circuit integrates most of the BORSCHT functions on a monolithic IC. The device is manufactured in a Dielectric Isolation (DI) process and is designed for use as a high voltage interface between the traditional telephone subscriber pair (Tip and Ring) and the low voltage filtering and coding/decoding functions of the line card. Together with a secondary protection diode bridge and "feed" resistors, the device will withstand 1000V lightning induced surges, in plastic packages. The SLIC also maintains specified transmission performance in the presence of externally induced longitudinal currents. The BORSCHT functions that the SLIC provides are:

- Battery Feed with Subscriber Loop Current Limiting
- Overvoltage Protection
- Ring Relay Driver
- Supervisory Signaling Functions
- Hybrid Functions (with External Op-Amp)
- Test (or Battery Reversal) Relay Driver

In addition, the SLIC provides selective denial of power to subscriber loops, a programmable subscriber loop current limit from 20 to 60mA, a thermal shutdown with an alarm output and line fault protection. Switch hook detection, ring trip detection and ground key detection functions are also incorporated in the SLIC device.


The HC-5509A1 SLIC is ideally suited for line card designs in PBX and CO systems, replacing traditional transformer solutions.

Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE
HC1-5509A1-5	0° to +75°C	28 Lead Ceramic DIP
HC1-5509A1-9	-40° to +85°C	28 Lead Ceramic DIP
HC3-5509A1-5	0° to +75°C	28 Lead Plastic DIP
HC3-5509A1-9	-40° to +85°C	28 Lead Plastic DIP
HC4P5509A1-5	0° to +75°C	44 Lead PLCC
HC4P5509A1-9	-40° to +85°C	44 Lead PLCC
HC9P5509A1-5	0° to +75°C	28 Lead SOIC

Pinouts


HC-5509A1 (PDIP, CDIP, SOIC)
TOP VIEW



TRUTH TABLE

F1	F0	ACTION
0	0	Normal Loop Feed
0	1	RD Active
1	0	Power Down Latch RESET
1	0	Power on RESET
1	1	Loop Power Denial Active

HC-5509A1 (PLCC)
TOP VIEW



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
 Copyright © Intersil Americas Inc. 2002. All Rights Reserved

Specifications HC-5509A1

Absolute Maximum Ratings (Note 1)

Relay Drivers	-0.5V to +15V
Maximum Supply Voltages	
(V_{B+})	-0.5V to +7V
(V_{B+})-(V _{B-})	+75V
Junction Temperature Ceramic	+175°C
Junction Temperature Plastic	+150°C
Lead Temperature (Soldering 10 Sec.)	+300°C

Operating Conditions

Operating Temperature Range	
HC-5509A1-5.	0°C to +75°C
HC-5509A1-9.	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Relay Drivers	+5V to +12V
Positive Power Supply (V_{B+})	+5V ±5%
Negative Power Supply (V_{B-})	-42V to -58V
Loop Resistance (R_L)	200Ω to 1750Ω (Note 2)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications

Unless Otherwise Specified, Typical Parameters are at $T_A = +25^\circ\text{C}$, Min-Max Parameters are over Operating Temperature Range, $V_{B-} = -48\text{V}$, $V_{B+} = +5\text{V}$, $AG = DG = BG = 0\text{V}$. All A.C. Parameters are specified at 600Ω 2-Wire terminating impedance.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
A.C. TRANSMISSION PARAMETERS					
RX Input Impedance	300Hz to 3.4kHz (Note 3)	-	100	-	kΩ
TX Output Impedance	300Hz to 3.4kHz (Note 3)	-	-	20	Ω
4W Input Overload Level	300Hz to 3.4kHz $R_L = 1200\Omega$, 600Ω Reference	+1.5	-	-	V_{PEAK}
2W Return Loss	Matched for 600Ω (Note 3)				
SRL LO		26	35	-	dB
ERL		30	40	-	dB
SRL HI		30	40	-	dB
2W Longitudinal to Metallic Balance Off Hook	Per ANSI/IEEE STD 455-1976 (Note 3) 300Hz to 3400Hz	58	63	-	dB
4W Longitudinal Balance Off Hook	300Hz to 3400Hz (Note 3)	50	55	-	dB
Low Frequency Longitudinal Balance	R.E.A. Test Circuit	-	-	-67	dBmp
	$I_{LINE} = 40\text{mA}$ $T_A = +25^\circ\text{C}$ (Note 3)	-	-	23	dBmC
Longitudinal Current Capability	$I_{LINE} = 40\text{mA}$ $T_A = +25^\circ\text{C}$ (Note 3)	-	-	30	mA _{rms}
Insertion Loss	0dBm at 1kHz, Referenced 600Ω				
2W/4W		-	±0.05	±0.2	dB
4W/2W		-	±0.05	±0.2	dB
4W/4W		-	-	±0.12	dB
Frequency Response	300Hz to 3400Hz (Note 3) Referenced to Absolute Level at 1kHz, 0dBm Referenced 600Ω	-	±0.02	±0.05	dB
Level Linearity 2W to 4W and 4W to 2W	Referenced to -10dBm (Note 3)				
	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
Absolute Delay	(Note 3)				

Specifications HC-5509A1

Electrical Specifications

Unless Otherwise Specified, Typical Parameters are at $T_A = +25^\circ\text{C}$, Min-Max Parameters are over Operating Temperature Range, $V_{B-} = -48\text{V}$, $V_{B+} = +5\text{V}$, $AG = DG = 0\text{V}$. All A.C. Parameters are specified at 600Ω 2-Wire terminating impedance. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
2W/4W	300Hz to 3400Hz	-	-	1	μs
4W/2W	300Hz to 3400Hz	-	-	1	μs
4W/4W	300Hz to 3400Hz	-	-	1.5	μs
Transhybrid Loss, THL	(Note 3) See Figure 1	-	40	-	dB
Total Harmonic Distortion 2W/4W, 4W/2W, 4W/4W	Reference Level 0dBm at 600Ω 300Hz to 3400Hz (Note 3)	-	-	-52	dB
Idle Channel Noise	(Note 3)				
2W and 4W	C-Message	-	-	5	dBmC
	Psophometric	-	-	-85	dBmp
	3kHz Flat	-	-	15	dBm
Power Supply Rejection Ratio	(Note 3) 30Hz to 200Hz, $R_L = 600\Omega$				
V_{B+} to 2W		20	29	-	dB
V_{B+} to 4W		20	29	-	dB
V_{B-} to 2W		20	29	-	dB
V_{B-} to 4W		20	29	-	dB
V_{B+} to 4W	(Note 3) 200Hz to 16kHz, $R_L = 600\Omega$	30	-	-	dB
V_{B-} to 2W		30	-	-	dB
V_{B-} to 4W		20	25	-	dB
V_{B-} to 4W		20	25	-	dB
Ring Sync Pulse Width		50	-	500	μs
D.C. PARAMETERS					
Loop Current Programming					
Limit Range		20	40	60	mA
Accuracy		10	-	-	%
Loop Current During Power Denial	$R_L = 200\Omega$	-	± 3	± 5	mA
Fault Currents					
TIP to Ground		-	30	-	mA
RING to Ground		-	60	-	mA
TIP and RING to Ground		-	90	-	mA
Switch Hook Detection Threshold		-	12	15	mA
Ground Key Detection Threshold		8	12	16	mA
Thermal ALARM Output	Safe Operating Die Temperature Exceeded	140	-	160	$^\circ\text{C}$
Ring Trip Comparator Threshold	See Typical Applications for more information	9.5	13.5	17.5	mA
Dial Pulse Distortion		-	0.1	0.5	ms

Specifications HC-5509A1

Electrical Specifications

Unless Otherwise Specified, Typical Parameters are at $T_A = +25^{\circ}\text{C}$, Min-Max Parameters are over Operating Temperature Range, $V_{B-} = -48\text{V}$, $V_{B+} = +5\text{V}$, $\text{AG} = \text{DG} = \text{BG} = 0\text{V}$. All A.C. Parameters are specified at 600Ω 2-Wire terminating impedance. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Relay Driver Outputs					
On Voltage V_{OL}	$I_{OL}(\overline{\text{PR}}) = 60\text{mA}$, $I_{OL}(\overline{\text{RD}}) = 30\text{mA}$	-	0.2	0.5	V
Off Leakage Current	$V_{OH} = 13.2\text{V}$	-	± 10	± 100	μA
TTL/CMOS Logic Inputs (F0, F1, RS, $\overline{\text{TEST}}$, PRI)					
Logic '0' V_{IL}		-	-	0.8	V
Logic '1' V_{IH}		2.0	-	5.5	V
Input Current (F0, F1, RS, $\overline{\text{TEST}}$, PRI)	$0\text{V} \leq V_{IN} \leq 5\text{V}$	-	-	± 100	μA
Logic Outputs					
Logic '0' V_{OL}	$I_{LOAD} = 800\mu\text{A}$	-	0.1	0.5	V
Logic '1' V_{OH}	$I_{LOAD} = 40\mu\text{A}$	2.7	-	-	V
Power Dissipation On Hook	Relay Drivers Off	-	200	-	mW
I_{B+}	$V_{B+} = +5.25\text{V}$, $V_{B-} = -58\text{V}$, $R_{LOOP} = \infty$	-	-	6	mA
I_{B-}	$V_{B+} = +5.25\text{V}$, $V_{B-} = -58\text{V}$, $R_{LOOP} = \infty$	-6	-	-	mA
UNCOMMITTED OP AMP PARAMETERS					
Input Offset Voltage		-	± 5	-	mV
Input Offset Current		-	± 10	-	nA
Differential Input Resistance	(Note 2)	-	1	-	$\text{M}\Omega$
Output Voltage Swing	$R_L = 10\text{k}\Omega$	-	± 3	-	V_{P-P}
Small Signal GBW	(Note 2)	-	1	-	MHz

NOTES:

1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
2. May Be Extended to 1900Ω With Application Circuit.
3. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.

Pin Descriptions

DIP/SOIC	PLCC	SYMBOL	DESCRIPTION
1	2	AG	Analog Ground - To be connected to zero potential. Serves as a reference for the transmit output and receive input terminals.
2	3	VB+	Positive Voltage Source - Most Positive Supply.
3	4	C1	Capacitor #C1 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function.
4	8	F1	Function Address #1 - A TTL and CMOS compatible input used with F0 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on page 1. F1 should be toggled high after power is applied.

Pin Descriptions (Continued)

DIP/SOIC	PLCC	SYMBOL	DESCRIPTION
5	9	F0	Function Address #0 - A TTL and CMOS compatible input used with F1 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on page 1.
6	10	RS	Ring Synchronization Input - A TTL - compatible clock input. The clock is arranged such that a positive pulse (50 - 500 μ s) occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring delay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to +5.
7	11	$\overline{\text{SHD}}$	Switch Hook Detection - An active low LS TTL compatible logic output. A line supervisory output.
8	12	$\overline{\text{GKD}}$	Ground Key Detection - An active low LS TTL compatible logic output. A line supervisory output.
9	13	$\overline{\text{TST}}$	A TTL logic input. A low on this pin will set a latch and keep the SLIC in a power down mode until the proper F1, F0 state is set and will keep $\overline{\text{ALM}}$ low. See Truth Table on page 1.
10	14	$\overline{\text{ALM}}$	A LS TTL compatible active low output which responds to the thermal detector circuit when a safe operating die temperature has been exceeded. When $\overline{\text{TST}}$ is forced low by an external control signal, $\overline{\text{ALM}}$ is latched low until the proper F1, F0 state and $\overline{\text{TST}}$ input is brought high. The $\overline{\text{ALM}}$ can be tied directly to the $\overline{\text{TST}}$ pin to power down the part when a thermal fault is detected and then reset with F0, F1. See Truth Table on page 1. It is possible to ignore transient thermal overload conditions in the SLIC by delaying the response to the $\overline{\text{TST}}$ pin from the $\overline{\text{ALM}}$. Care must be exercised in attempting this as continued thermal overstress may reduced component life.
11	18	ILMT	Loop Current Limit - Voltage on this pin sets the short loop current limiting conditions using a resistive voltage divider.
12	19	OUT1	The analog output of the spare operational amplifier.
13	20	-IN1	The inverting analog input of the spare operational amplifier.
14	22	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a feed resistor and ring relay contact. Functions with the RING terminal to receive voice signals from the telephone and for loop monitoring purpose.
15	24	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a feed resistor. Functions with the TIP terminal to receive voice signals from the telephone and for loop monitoring purposes.
16	25	RFS	Ring Feed Sense - Senses RING side of the loop for Ground Key Detection. During Ring injected ringing the ring signal at this node is isolated from RF via the ring relay. For Tip injected ringing, the RF and RFS pins must be shorted.
17	27	VRX	Receive Input, Four Wire Side - A high impedance analog input. AC signals appearing at this input drive the Tip Feed and Ring Feed amplifiers differentially.
18	31	LAO	Longitudinal Amplifier Output - A low impedance output to be connected to C2 through a low pass filter. Output is proportional to the difference in I_{TIP} and I_{RING} .
19	32	VTX	Transmit Output, Four Wire Side - A low impedance analog output which represents the differential voltage across TIP and RING. Transhybrid balancing must be performed beyond this output to completely implement two to four wire conversion. This output is referenced to analog ground. Since the D.C. level of this output varies with loop current, capacitive coupling to the next stage is necessary.
20	33	PRI	A TTL compatible input used to control $\overline{\text{PR}}$. PRI active High = $\overline{\text{PR}}$ active low.
21	34	$\overline{\text{PR}}$	An active low open collector output. Can be used to drive a Polarity Reversal Relay.
NA	35	DG	Digital Ground - To be connected to zero potential - serves as reference for all digital inputs and outputs on the SLIC.
22	36	BG	Battery Ground - Tube connected to zero potential. All loop current and some quiescent current flows into this terminal.


Pin Descriptions (Continued)

DIP/SOIC	PLCC	SYMBOL	DESCRIPTION
23	37	\overline{RD}	Ring Relay Driver - An active low open collector output. Used to drive a relay that switches ringing signals onto the 2-Wire line.
24	38	VFB	Feedback input to the tip feed amplifier; may be used in conjunction with transmit output signal and the spare op-amp to accommodate 2W line impedance matching.
25	39	TF2	Tip Feed - A low impedance analog output connected to the TIP terminal through a feed resistor. Functions with the RF terminal to provide loop current, and to feed voice signals to the telephone set and to sink longitudinal currents. Must be tied to TF1.
NA	40	TF1	Tie directly to TF2 in the PLCC application.
26	41	RF1	Ring Feed - A low impedance analog output connected to the RING terminal through a feed resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and to sink longitudinal currents. Tie directly to RF2.
NA	42	RF2	Tie directly to RF1 in the PLCC application.
27	43	VB-	The battery voltage source. The most negative supply.
28	44	C2	Capacitor #2 - An external capacitor to be connected between this terminal and ground. It prevents false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from power lines and other noise sources. This capacitor should be nonpolarized.
	1, 5, 6, 7, 15, 16, 17, 21, 23, 26, 28, 29, 30	NC	No internal connection.

NOTE:

1. All grounds (AG, BG, DG) must be applied before V_{B+} or V_{B-} . Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

Functional Diagram



Die Characteristics

Transistor Count	224	
Diode Count	28	
Die Dimensions	174 x 120	
Substrate Potential	Connected	
Process	Bipolar-DI	
Thermal Constants (°C/W)	θ_{JA}	θ_{JC}
Ceramic DIP	48	12
Plastic DIP	51	21
PLCC	47	17
SOIC	72	22

Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.


High voltage surge conditions are as specified in Table 1.

The SLIC will withstand longitudinal currents up to a maximum of 30mArms, 15mArms per leg, without any performance degradation



TABLE 1.

PARAMETER	TEST CONDITION	PERFORMANCE (MAX)	UNITS
Longitudinal Surge	10µs Rise/	±1000 (Plastic)	V _{PEAK}
	1000µs Fall	±500 (Ceramic)	V _{PEAK}
Metallic Surge	10µs Rise/	±1000 (Plastic)	V _{PEAK}
	1000µs Fall	±500 (Ceramic)	V _{PEAK}
T/GND R/GND	10µs Rise/	±1000 (Plastic)	V _{PEAK}
	1000µs Fall	±500 (Ceramic)	V _{PEAK}
50/60Hz Current T/GND R/GND	11 Cycles	700 (Plastic)	V _{RMS}
	Limited to 10Arms	350 (Ceramic)	V _{RMS}

Functional Diagram (Continued)



Logic Diagram



NOTE: PRI is an independent switch driven by TTL input lev-

Applications Diagram




FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC

TYPICAL COMPONENT VALUES

- C1 = 0.5µF, 30V
- RF1 = RF2 = 210kΩ, 1%
- CF1 = CF2 = 0.22µF, 10%, 20V Nonpolarized
- C3 = 0.01µF, 100V, ±20%
- C4 = 0.01µF, 100V, ±20%
- C5 = 0.01µF, 100V, ±20%
- CAC = 0.5µF, 20V
- KZ0 = 60kΩ, (Z0 = 600Ω, K = Scaling Factor = 100)
- RL1, RL2; Current Limit Setting Resistors:
RL1 + RL2 > 90kΩ → offset
 $I_{LIMIT} = (0.6) (RL1 + RL2) / (200 \times RL2)$, RL1 typically 100kΩ

- KRF = 20kΩ, RF = 2(RB2 + RB4), K = Scaling Factor = 100
- RB1 = RB2 = RB3 = RB4 = 50Ω (1% absolute, matching requirements covered in a Tech Brief)
- RS1 = RS2 = 1kΩ typically
- CS1 = CS2 = 0.1µF, 200V typically, depending on V_{Ring} and line length.
- Z1 = 150V to 200V transient protector. PTC used as ring generator ballast.
- * Secondary protection diode bridge recommended is 3A, 200V type.
- **TF1, TF2 and RF1, RF2 are on PLCC only and should be connected together as shown.
- ***Not Present on DIP or SOIC packages.

NOTES:

1. All grounds (AG, BG, & DG) must be applied before V_{B+} or V_{B-}. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.
2. Application shows Ring Injected Ringing, a Balanced or Tip injected configuration may be used.

Additional information is contained in Application Note 549, "The HC-550X Telephone SLICs" By Geoff Phillips