32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

Ordering Information

	Package Options							
Device	44 J-Lead Quad Plastic Chip Carrier	Die in waffle pack						
HV9708	HV9708PJ	HV9708X						
HV9808	HV9808PJ	HV9808X						

Features

- □ Processed with HVCMOS[®] technology
- Output voltages up to 80V
- Low power level shifting
- Shift register speed 8MHz
- Latched data outputs
- Forward and reverse shifting options
- Diode to V_{PP} allows efficient power recovery
- 5V CMOS compatible inputs

Absolute Maximum Ratings¹

Supply voltage, V _{DD} ²	-0.5V to +7V
Output voltage, V _{PP} ²	V _{DD} to +90V
Logic input levels ²	-0.5V to V _{DD} +0.5V
Ground current ³	1.5A
Continuous total power dissipation ⁴	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds	260°C

Notes:

- Device will survive (but operation may not be specified or guaranteed) at these extremes.
- 2. All voltages are referenced to GND.
- 3. Duty cycle is limited by the total power dissipated in the package.
- 4. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

General Description

The HV97 and HV98 are low-voltage serial to high-voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays. The inputs are fully CMOS compatible.

These devices consist of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. HV_{OUT} 1 is connected to the first stage of the shift register through the polarity and blanking logic. Data is shifted through the shift register on the logic low to high transition of the clock. The HV97 shifts data in the clockwise direction when viewed from the top of the package and the HV98 shifts in the counterclockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (HV_{OUT}32). Operation of the shift register is not affected by the $\overline{\text{LE}}$ (latch enable), $\overline{\text{BL}}$ (blanking), or the $\overline{\text{POL}}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{\text{LE}}$ (latch enable) input is high. The data in the latch is stored when $\overline{\text{LE}}$ is low.

02/96/022

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Electrical Characteristics $(V_{PP} = 60V, V_{DD} = 5V, T_A = 25^{\circ}C)$

DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I _{PP}	V _{PP} Supply Current		100	μΑ	HV _{OUT} outputs HIGH to LOW
I _{DDQ}	I _{DD} Supply Current (Quiescent)		100	μΑ	All inputs = V _{DD} or GND
I _{DD}	I _{DD} Supply Current (Operating)		15	mA	$V_{DD} = V_{DD} \text{ max},$ $f_{CLK} = 8 \text{ MHz}$
V _{OH} (Data)	Shift Register Output Voltage	V _{DD} -0.5		V	I _O = -100μA
V _{OL} (Data)	Shift Register Output Voltage		0.5	V	I _O = 100μA
I _{IH}	Current Leakage, any input		1	μΑ	Input = V _{DD}
I _{IL}	Current Leakage, any input		-1	μΑ	Input = GND
V _{OC}	HV _{OUT} Output Clamp Diode Voltage		-1.5	V	I _{OC} = -5mA
V _{OH}	HV _{OUT} Output when Sourcing	52		V	I _{OH} = -20mA, 0 to 70°C
V _{OL}	HV _{OUT} Output when Sinking		4	V	I _{OL} = 5mA, 0 to 70°C

AC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock Frequency		8	MHz	
t _{WL} or t _{WH}	Clock width, HIGH or LOW	62		ns	
t _{SU}	Setup time before CLK rises	25		ns	
t _H	Hold time after CLK rises	10		ns	
t _{DLH} (Data)	t _{DHL} (Data) Data Output Delay after H to L CLK t _{DLE} TE Delay after L to H CLK Width of TE Pulse		110	ns	C _L = 15pF
t _{DHL} (Data)			110	ns	C _L = 15pF
t _{DLE}				ns	
t _{WLE}				ns	
t _{SLE}				ns	
t _{ON}	Delay from LE to HV _{OUT} , L to H		500	ns	
t _{OFF}	Delay from LE to HV _{OUT} , H to L		500	ns	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	Comments
V_{DD}	Logic Voltage Supply	4.5	5.5	V	
V _{PP}	High Voltage Supply	8.0	80	V	
V _{IH}	Input HIGH Voltage	V _{DD} -0.5	V _{DD}	V	
V _{IL}	Input LOW Voltage	0	0.5	V	
f _{CLK}	Clock Frequency	0	8	MHz	
T _A	Operating free-air temperature	-40	+85	°C	

Notes:


Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V_{DD} .
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- Apply V_{PP}.


Power-down sequence should be the reverse of the above.

5. The V_{PP} should not drop below V_{DD} or float during operations.


Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

			Inputs				Outputs	tputs	
Function	Data	CLK	LE	BL	POL	Shift Reg 1 232	HV Outputs 1 232	Data Out	
All on	Х	Х	Х	L	L	* **	H HH	*	
All off	Х	Х	Х	L	Н	* * *	L LL	*	
Invert mode	Х	Х	L	Н	L	* * *	* ***	*	
Load S/R	H or L	1	L	Н	Н	H or L **	* **	*	
Load	Х	H or L	1	Н	Н	* * *	* * *	*	
latches	Х	H or L	1	Н	L	* * *	* **	*	
Transparent latch mode	L	1	Н	Н	Н	L **	L **	*	
laten mode	Н	1	Н	Н	Н	H **	H **	*	

Notes:

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.


^{* =} dependent on previous stage's state before the last CLK or last $\overline{\text{LE}}$ high.

Pin Configurations

HV97 44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV _{OUT} 17	23	GND
2	HV _{OUT} 16	24	V_{PP}
3	HV _{OUT} 15	25	V_{DD}
4	HV _{OUT} 14	26	Latch Enable
5	HV _{OUT} 13	27	Data In
6	HV _{OUT} 12	28	Blanking
7	HV _{OUT} 11	29	NC
8	HV _{OUT} 10	30	HVout 32
9	HV _{OUT} 9	31	HV _{OUT} 31
10	HV _{OUT} 8	32	HV _{OUT} 30
11	HV _{OUT} 7	33	HV _{OUT} 29
12	HV _{OUT} 6	34	HV _{OUT} 28
13	HV _{OUT} 5	35	HV _{OUT} 27
14	HV _{OUT} 4	36	HV _{OUT} 26
15	HV _{OUT} 3	37	HV _{OUT} 25
16	HV _{OUT} 2	38	HV _{OUT} 24
17	HV _{OUT} 1	39	HV _{OUT} 23
18	Data Out	40	HV _{OUT} 22
19	NC	41	HV _{OUT} 21
20	NC	42	HV _{OUT} 20
21	Polarity	43	HV _{OUT} 19
22	Clock	44	HV _{OUT} 18

Package Outline




top view
44-pin J-Lead Package

HV98 44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV _{OUT} 16	23	GND
2	HV _{OUT} 17	24	V_{PP}
3	HV _{OUT} 18	25	V_{DD}
4	HV _{OUT} 19	26	Latch Enable
5	HV _{OUT} 20	27	Data In
6	HV _{OUT} 21	28	Blanking
7	HV _{OUT} 22	29	NC
8	HV _{OUT} 23	30	HV _{OUT} 1
9	HV _{OUT} 24	31	HV _{OUT} 2
10	HV _{OUT} 25	32	HV _{OUT} 3
11	HV _{OUT} 26	33	HV _{OUT} 4
12	HV _{OUT} 27	34	HV _{OUT} 5
13	HV _{OUT} 28	35	HV _{OUT} 6
14	HV _{OUT} 29	36	HV _{OUT} 7
15	HV _{OUT} 30	37	HV _{OUT} 8
16	HV _{OUT} 31	38	HV _{OUT} 9
17	HV _{OUT} 32	39	HV _{OUT} 10
18	Data Out	40	HV _{OUT} 11
19	NC	41	HV _{OUT} 12
20	NC	42	HV _{OUT} 13
21	Polarity	43	HV _{OUT} 14
22	Clock	44	HV _{OUT} 15

44-Lead PLCC Package Outline (PJ)



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

2. Exact shape of this feature is optional.

Sym	bol	Α	A1	A2	b	D	D1	E	E1	е
. .	MIN	.165	.090	.062	.013	.685	.650	.685	.650	0.50
Dimension (inches)	NOM	.172	.105	-	-	.690	.653	.690	.653	.050 BSC
(Inones)	MAX	.180	.120	.083	.021	.695	.656	.695	.656	ВОО

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993. **Drawings are not to scale.**

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Supertex inc.

1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 222-8888 / FAX: (408) 222-4895

www.supertex.com