# 32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs 

Ordering Information

| Device | Package Options |  |  |
| :--- | :---: | :---: | :---: |
|  |  | 44 J-Lead <br> Quad Plastic <br> Chip Carrier | Dice in <br> Waffle Pack <br> Chip Carrier |
| HV9308 | 80 V | HV9308PJ | HV9308X |
| HV9408 | 80 V | HV9408PJ | HV9408X |

## Features

- Processed with HVCMOS ${ }^{\circledR}$ technology
- Low power level shifting
- Shift register speed 8 MHz
- Latched data outputs
- 5V CMOS compatible inputs
- Forward and reverse shifting options
- Diode to $\mathrm{V}_{\mathrm{PP}}$ allows efficient power recovery
- 44-lead ceramic surface mount package
- Hi-Rel processing available


## Absolute Maximum Ratings ${ }^{1}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}{ }^{2}$ | -0.5 V to +7 V |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{PP}}{ }^{2}$ | -0.5 V to +90 V |
| Logic input levels ${ }^{2}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ground current ${ }^{3}$ | 1.5 A |
| Continuous total power dissipation ${ }^{4}$ | 1200 mW |
| Operating temperature range | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature 1.6mm (1/16 inch) | $260^{\circ} \mathrm{C}$ |
| from case for 10 seconds |  |

## Notes:

1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
2. All voltages are referenced to $\mathrm{GND}_{1}$.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to maximum operating temperature at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## General Description

The HV93 and HV94 are low voltage serial to high voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays.
These devices consist of a 32-bit shift register, 32 latches, and control logic to enable outputs. $\mathrm{HV}_{\text {OUT }} 1$ is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV94 shifts in the counterclockwise direction when viewed from the top of the package and the HV93 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low.

[^0]Electrical Characteristics $\left(\mathrm{V}_{\mathrm{PP}}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$
DC Characteristics

| Symbol | Parameter | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ Supply Current |  | 100 | $\mu \mathrm{A}$ | $\mathrm{HV}_{\text {Out }}$ outputs HIGH to LOW |
| $\mathrm{I}_{\mathrm{DDQ}}$ | $\mathrm{I}_{\mathrm{DD}}$ Supply Current (Quiescent) |  | 100 | $\mu \mathrm{A}$ | All inputs $=\mathrm{V}_{\mathrm{DD}}$ or GND |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{I}_{\mathrm{DD}}$ Supply Current (Operating) |  | 15 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \max , \\ & \mathrm{f}_{\mathrm{CLK}}=8 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ (Data) | Shift Register Output Voltage | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | V | $\mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OL }}$ (Data) | Shift Register Output Voltage |  | 0.5 | V | $\mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Current Leakage, any input |  | 1.0 | $\mu \mathrm{A}$ | Input $=\mathrm{V}_{\mathrm{DD}}$ |
| $1{ }_{\text {IL }}$ | Current Leakage, any input |  | -1.0 | $\mu \mathrm{A}$ | Input = GND |
| $\mathrm{V}_{\text {OC }}$ | HV ${ }_{\text {OUT }}$ Output Clamp Diode Voltage |  | -1.5 | V | $\mathrm{l}_{\mathrm{OC}}=-5 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | HV ${ }_{\text {OUT }}$ Output when Sourcing | 52 |  | V | $\mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA}, 0$ to $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{HV}_{\text {OUT }}$ Output when Sinking |  | 4.0 | V | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}, 0$ to $70^{\circ} \mathrm{C}$ |

## AC Characteristics

| Symbol | Parameter | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock Frequency |  | 8.0 | MHz |  |
| $\mathrm{t}_{\mathrm{WL}}$ or $\mathrm{t}_{\mathrm{WH}}$ | Clock width, HIGH or LOW | 62 |  | ns |  |
| $\mathrm{t}_{\text {Su }}$ | Setup time before CLK rises | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time after CLK rises | 10 |  | ns |  |
| $\mathrm{t}_{\text {DLH }}$ (Data) | Data Output Delay after L to H CLK |  | 110 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DHL }}$ (Data) | Data Output Delay after H to L CLK |  | 110 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLE }}$ | LE Delay after L to H CLK | 50 |  | ns |  |
| $\mathrm{t}_{\text {WLE }}$ | Width of LE Pulse | 50 |  | ns |  |
| $\mathrm{t}_{\text {SLE }}$ | LE Setup Time before L to H CLK | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{ON}}$ | Delay from LE to $\mathrm{HV}_{\text {Out }}$, L to H |  | 500 | ns |  |
| $\mathrm{t}_{\text {OFF }}$ | Delay from LE to $\mathrm{HV}_{\text {OUT }}$, H to L |  | 500 | ns |  |

## Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic Voltage Supply | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | High Voltage Supply | 8.0 | 80 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.5$ | $\mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 0 | 0.5 | V |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock Frequency |  | V |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-Air Temperature | Plastic | -40 | +85 |
|  |  | Ceramic | -55 | +125 |

## Notes:

Power-up sequence should be the following:

1. Connect ground.
2. Apply $\mathrm{V}_{\mathrm{DD}}$.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply $\mathrm{V}_{\mathrm{PP}}$.

Power-down sequence should be the reverse of the above.
The $\mathrm{V}_{\mathrm{PP}}$ should not drop below $\mathrm{V}_{\mathrm{DD}}$ during operations.

## Input and Output Equivalent Circuits



## Switching Waveforms



## Functional Block Diagram



Function Tables

| Data Input | CLK $^{*}$ | Data Output |
| :---: | :---: | :---: |
| H | $\Gamma$ | H |
| L | $\boxed{ }$ | L |
| X | No $\Gamma$ | No Change |

* $\boldsymbol{F}=$ LOW-to-HIGH level transition

| Data Input | LE | OE | HV $_{\text {out }}$ Output |
| :---: | :---: | :---: | :--- |
| X | X | L | $\mathrm{All} \mathrm{HV}_{\text {OUT }}=$ LOW |
| X | L | H | Previous Latched Data |
| H | H | H | H |
| L | H | H | L |

## Pin Configuration

## Package Outline

## HV93

44 Pin J-Lead Package

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | HV ${ }_{\text {OUT }} 17$ | 23 | GND |
| 2 | HV ${ }_{\text {OUT }} 16$ | 24 | $V_{P P}$ |
| 3 | HV ${ }_{\text {OUT }} 15$ | 25 | $V_{D D}$ |
| 4 | HV ${ }_{\text {OUT }} 14$ | 26 | Latch Enable |
| 5 | HV ${ }_{\text {OUT }} 13$ | 27 | Data In |
| 6 | HV ${ }_{\text {OUT }} 12$ | 28 | Output Enable |
| 7 | HV ${ }_{\text {OUT }} 11$ | 29 | N/C |
| 8 | HV ${ }_{\text {OUt }} 10$ | 30 | HV ${ }_{\text {OUT }} 32$ |
| 9 | HV ${ }_{\text {OUT }} 9$ | 31 | HV ${ }_{\text {OUT }} 31$ |
| 10 | HV ${ }_{\text {OUT }} 8$ | 32 | HV ${ }_{\text {OUT }} 30$ |
| 11 | $\mathrm{HV}_{\text {OUT }} 7$ | 33 | HV ${ }_{\text {OUt }} 29$ |
| 12 | HV ${ }_{\text {OUT }} 6$ | 34 | HV ${ }_{\text {OUT }} 28$ |
| 13 | $\mathrm{HV}_{\text {OUT }} 5$ | 35 | HV ${ }_{\text {OUT }} 27$ |
| 14 | $\mathrm{HV}_{\text {OUT }} 4$ | 36 | HV ${ }_{\text {OUT }} 26$ |
| 15 | HV ${ }_{\text {OUT }} 3$ | 37 | HV ${ }_{\text {OUT }} 25$ |
| 16 | $\mathrm{HV}_{\text {OUT }}{ }^{2}$ | 38 | HV ${ }_{\text {OUT }} 24$ |
| 17 | HV ${ }_{\text {OUT }} 1$ | 39 | HV ${ }_{\text {OUT }} 23$ |
| 18 | Data Out | 40 | HV ${ }_{\text {OUT }} 22$ |
| 19 | N/C | 41 | HV ${ }_{\text {OUT }} 21$ |
| 20 | N/C | 42 | HV ${ }_{\text {OUT }} 20$ |
| 21 | N/C | 43 | HV ${ }_{\text {OUT }} 19$ |
| 22 | Clock | 44 | HV ${ }_{\text {OUT }} 18$ |


top view
44-pin J-Lead Package

## HV94

44 Pin J-Lead Package

| Pin | Function | Pin | Function |
| :--- | :--- | :--- | :--- |
| 1 | $\mathrm{HV}_{\text {OUT }} 16$ | 23 | GND |
| 2 | $\mathrm{HV}_{\text {OUT }} 17$ | 24 | $\mathrm{~V}_{\text {PP }}$ |
| 3 | $\mathrm{HV}_{\text {OUT }} 18$ | 25 | $\mathrm{~V}_{\text {DD }}$ |
| 4 | $\mathrm{HV}_{\text {OUT }} 19$ | 26 | Latch Enable |
| 5 | $\mathrm{HV}_{\text {OUT }} 20$ | 27 | Data In |
| 6 | $\mathrm{HV}_{\text {OUT }} 21$ | 28 | Output Enable |
| 7 | $\mathrm{HV}_{\text {OUT }} 22$ | 29 | $\mathrm{~N} / \mathrm{C}$ |
| 8 | $\mathrm{HV}_{\text {OUT }} 23$ | 30 | $\mathrm{HV}_{\text {OUT }} 1$ |
| 9 | $\mathrm{HV}_{\text {OUT }} 24$ | 31 | $\mathrm{HV}_{\text {OUT }} 2$ |
| 10 | $\mathrm{HV}_{\text {OUT }} 25$ | 32 | $\mathrm{HV}_{\text {OUT }} 3$ |
| 11 | $\mathrm{HV}_{\text {OUT }} 26$ | 33 | $\mathrm{HV}_{\text {OUT }} 4$ |
| 12 | $\mathrm{HV}_{\text {OUT }} 27$ | 34 | $\mathrm{HV}_{\text {OUT }} 5$ |
| 13 | $\mathrm{HV}_{\text {OUT }} 28$ | 35 | $\mathrm{HV}_{\text {OUT }} 6$ |
| 14 | $\mathrm{HV}_{\text {OUT }} 29$ | 36 | $\mathrm{HV}_{\text {OUT }} 7$ |
| 15 | $\mathrm{HV}_{\text {OUT }} 30$ | 37 | $\mathrm{HV}_{\text {OUT }} 8$ |
| 16 | $\mathrm{HV}_{\text {OUT }} 31$ | 38 | $\mathrm{HV}_{\text {OUT }} 9$ |
| 17 | $\mathrm{HV}_{\text {OUT }} 32$ | 39 | $\mathrm{HV}_{\text {OUT }} 10$ |
| 18 | Data Out | 40 | $\mathrm{HV}_{\text {OUT }} 11$ |
| 19 | $\mathrm{~N} / \mathrm{C}$ | 41 | $\mathrm{HV}_{\text {OUT }} 12$ |
| 20 | $\mathrm{~N} / \mathrm{C}$ | 42 | $\mathrm{HV}_{\text {OUT }} 13$ |
| 21 | $\mathrm{~N} / \mathrm{C}$ | 43 | $\mathrm{HV}_{\text {OUT }} 14$ |
| 22 | Clock | 44 | $\mathrm{HV}_{\text {OUT }} 15$ |

## 44-Lead PLCC Package Outline (PJ)



Side View


View B

Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature. 2. Exact shape of this feature is optional.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (inches) | MIN | . 165 | . 090 | . 062 | . 013 | . 685 | . 650 | . 685 | . 650 | $\begin{aligned} & .050 \\ & \text { BSC } \end{aligned}$ |
|  | NOM | . 172 | . 105 | - | - | . 690 | . 653 | . 690 | . 653 |  |
|  | MAX | . 180 | . 120 | . 083 | . 021 | . 695 | . 656 | . 695 | . 656 |  |

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.
Drawings are not to scale.
Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http//www.supertex.com.


[^0]:    
    
    
    

