

16 A Three-quadrant triacs high commutation

Rev. 01 — 11 April 2007

Product data sheet

Product profile

1.1 General description

Passivated, new generation, high commutation triacs in a SOT186A isolated full pack plastic package

1.2 Features

- Very high commutation performance maximized at each gate sensitivity
- High isolation voltage
- High immunity to dV/dt
- Wide range of gate sensitivities

1.3 Applications

- High power motor control e.g. washing
 Refrigeration and air conditioning machines and vacuum cleaners
- Non-linear rectifier-fed motor loads
- compressors
- Electronic thermostats

1.4 Quick reference data

- $V_{DRM} \le 600 \text{ V (BTA316X-600B/C/E)}$
- $V_{DRM} \le 800 \text{ V (BTA316X-800B/C/E)}$
- $I_{TSM} \le 140 \text{ A (t = 20 ms)}$
- I_{T(RMS)} ≤ 16 A

- I_{GT} ≤ 50 mA (BTA316X series B)
- I_{GT} ≤ 35 mA (BTA316X series C)
- I_{GT} ≤ 10 mA (BTA316X series E)

Pinning information

Table 1. **Pinning**

Pin	Description	Simplified outline	Symbol
1	main terminal 1 (T1)		•••••
2	main terminal 2 (T2)	mb	T2—T1
3	gate (G)		G sym051
mb	mounting base; isolated	SOT186A (TO-220F)	



3. Ordering information

Table 2. Ordering information

Type number	Package							
	Name	Description	Version					
BTA316X-600B	TO-220F	plastic single-ended package; isolated heatsink mounted; 1 mounting hole;						
BTA316X-600C		3-lead TO-220 'full pack'						
BTA316X-600E								
BTA316X-800B								
BTA316X-800C								
BTA316X-800E								

4. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage	BTA316X-600B; BTA316X-600C; BTA316X-600E	<u>[1]</u> -	600	V
		BTA316X-800B; BTA316X-800C; BTA316X-800E	-	800	V
I _{T(RMS)}	RMS on-state current	full sine wave; $T_h \le 45$ °C; see Figure 4 and 5	-	16	Α
I _{TSM}	non-repetitive peak on-state current	full sine wave; $T_j = 25$ °C prior to surge; see Figure 2 and 3			
		t = 20 ms	-	140	Α
		t = 16.7 ms	-	150	Α
l ² t	I ² t for fusing	t = 10 ms	-	98	A ² s
dl _T /dt	rate of rise of on-state current	$I_{TM} = 20 \text{ A}; I_G = 0.2 \text{ A};$ $dI_G/dt = 0.2 \text{ A}/\mu\text{s}$	-	100	A/μs
I _{GM}	peak gate current		-	2	Α
P_{GM}	peak gate power		-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.5	W
T _{stg}	storage temperature		-40	+150	°C
Tj	junction temperature		-	125	°C

^[1] Although not recommended, off-state voltages up to 800 V may be applied without damage, but the triac may switch to the on-state. The rate of rise of current should not exceed 15 A/µs.

3 of 13





Fig 2. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values



(1) dI_T/dt limit

Fig 3. Non-repetitive peak on-state current as a function of pulse duration; maximum values




Fig 4. RMS on-state current as a function of surge duration; maximum values





Fig 5. RMS on-state current as a function of heatsink temperature; maximum values

4 of 13

5. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-h)}$	thermal resistance from junction to heatsink	full or half cycle without heatsink compound; see Figure 6	-	-	5.5	K/W
		full or half cycle with heatsink compound; see Figure 6	-	-	4.0	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	-	55	-	K/W



- (1) Unidirectional (half cycle) without heatsink compound
- (2) Unidirectional (half cycle) with heatsink compound
- (3) Bidirectional (full cycle) without heatsink compound
- (4) Bidirectional (full cycle) with heatsink compound

Fig 6. Transient thermal impedance from junction to heatsink as a function of pulse duration

6. Isolation characteristics

Table 5. Isolation limiting values and characteristics

 $T_h = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{isol}(\text{RMS})}$	RMS isolation voltage	from all three terminals to external heatsink; f = 50 Hz to 60 Hz; sinusoidal waveform; RH ≤ 65 %; clean and dust free	-	-	2500	V
C _{isol}	isolation capacitance	from pin 2 to external heatsink; f = 1 MHz	-	10	-	pF

BTA316X_SER_B_C_E_1 © NXP B.V. 2007. All rights reserved.

7. Static characteristics

Table 6. Static characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Parameter Conditions		BTA316X-600B BTA316X-800B			BTA316X-600C BTA316X-800C		BTA316X-600E BTA316X-800E			Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
I _{GT}	gate trigger current	$V_D = 12 V;$ $I_T = 0.1 A;$ see Figure 8										
		T2+ G+	2	-	50	2	-	35	-	-	10	mΑ
		T2+ G-	2	-	50	2	-	35	-	-	10	mΑ
		T2- G-	2	-	50	2	-	35	-	-	10	mΑ
I _L latching current	$V_D = 12 V;$ $I_{GT} = 0.1 A;$ see <u>Figure 10</u>											
		T2+ G+	-	-	60	-	-	50	-	-	25	mΑ
		T2+ G-	-	-	90	-	-	60	-	-	30	mΑ
		T2- G-	-	-	60	-	-	50	-	-	30	mΑ
I _H	holding current	$V_D = 12 \text{ V};$ $I_{GT} = 0.1 \text{ A};$ see Figure 11	-	-	60	-	-	35	-	-	15	mA
V_{T}	on-state voltage	I _T = 18 A; see <u>Figure 9</u>	-	1.3	1.5	-	1.3	1.5	-	1.3	1.5	V
V _{GT} gate trigge voltage	gate trigger voltage	$V_D = 12 V;$ $I_T = 0.1 A;$ see <u>Figure 7</u>	-	0.8	1.5	-	8.0	1.5	-	0.8	1.5	V
		$V_D = 400 \text{ V};$ $I_T = 0.1 \text{ A};$ $T_j = 125 \text{ °C}$	0.25	0.4	-	0.25	0.4	-	0.25	0.4	-	V
I _D	off-state current	$V_D = V_{DRM(max)};$ $T_j = 125 ^{\circ}C$	-	0.1	0.5	-	0.1	0.5	-	0.1	0.5	mA

7 of 13


Dynamic characteristics


Table 7. **Dynamic characteristics**

Symbol	Parameter	Conditions		316X-6 316X-8		BTA316X-600C BTA316X-800C			316X-6 316X-8		Unit	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
dV _D /dt	rate of rise of off-state voltage	$\begin{split} &V_{DM} = 0.67 \times \\ &V_{DRM(max)}; \\ &T_j = 125 \ ^{\circ}C; \\ &exponential \\ &waveform gate open \\ &circuit \end{split}$	1000	-	-	500	-	-	60	-	-	V/μs
dl _{com} /dt rate of change of commutating current	commutating	$V_{DM} = 400 \text{ V};$ $T_j = 125 ^{\circ}\text{C};$ $I_{T(RMS)} = 16 \text{ A};$ without snubber; gate open circuit	20	-	-	15	-	-	5	-	-	A/ms
		$\begin{split} V_{DM} &= 400 \text{ V}; \\ T_j &= 125 \text{ °C}; \\ I_{T(RMS)} &= 16 \text{ A}; \\ dV/dt &= 10 \text{ V/}\mu\text{s}; \\ \text{gate open circuit} \end{split}$	-	-	-	-	-	-	8	-	-	A/ms
		$\begin{split} &V_{DM} = 400 \text{ V;} \\ &T_j = 125 \text{ °C;} \\ &I_{T(RMS)} = 16 \text{ A;} \\ &dV/dt = 1 \text{ V/}\mu\text{s; gate} \\ &\text{open circuit} \end{split}$	-	-	-	-	-	-	12	-	-	A/ms
t _{gt}	gate-controlled turn-on time	$\begin{split} I_{TM} &= 20 \text{ A;} \\ V_D &= V_{DRM(max)}; \\ I_G &= 0.1 \text{ A;} \\ dI_G/dt &= 5 \text{ A}/\mu\text{s} \end{split}$	-	2	-	-	2	-	-	2	-	μs

Product data sheet

Downloaded from Elcodis.com electronic components distributor






(1) T2-G-(2) T2+ G-

- Fig 7. Normalized gate trigger voltage as a function of junction temperature
- (3) T2+ G+ Fig 8. Normalized gate trigger current as a function of junction temperature

8 of 13



 $V_0 = 1.024 \text{ V}$

 $R_s = 0.021 \Omega$

- (1) $T_i = 125$ °C; typical values
- (2) $T_j = 125 \,^{\circ}C$; maximum values
- (3) $T_i = 25 \,^{\circ}C$; maximum values

Fig 9. On-state current as a function of on-state voltage




Fig 10. Normalized latching current as a function of junction temperature

9 of 13




Fig 11. Normalized holding current as a function of junction temperature

9. Package information

Epoxy meets UL94 V-0 at 3.175 mm


BTA316X_SER_B_C_E_1 © NXP B.V. 2007. All rights reserved.

10. Package outline

Plastic single-ended package; isolated heatsink mounted;

1 mounting hole; 3-lead TO-220 'full pack'

SOT186A



Notes

- 1. Terminal dimensions within this zone are uncontrolled.
- 2. Both recesses are \varnothing 2.5 \times 0.8 max. depth

OUTLINE	NE REFERENCES				NE REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE				
SOT186A		3-lead TO-220F				02-04-09 06-02-14				

Fig 12. Package outline SOT186A (TO-220F)

BTA316X_SER_B_C_E_1 © NXP B.V. 2007. All rights reserved.

16 A Three-quadrant triacs high commutation

11 of 13

11. Revision history

Table 8. **Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
BTA316X_SER_B_C_E_1	20070411	Product data sheet	-	-

16 A Three-quadrant triacs high commutation

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

16 A Three-quadrant triacs high commutation

14. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 1
3	Ordering information
4	Limiting values
5	Thermal characteristics
6	Isolation characteristics
7	Static characteristics
8	Dynamic characteristics
9	Package information
10	Package outline
11	Revision history11
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks
13	Contact information
14	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.

For more information, please visit: http://www

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 11 April 2007 Document identifier: BTA316X_SER_B_C_E_1

