


EPSON
2000 Series
Technical Manual




The information of the product number change

Starting April 1, 2001 the product number will be changed as listed below. To order from April 1, 2001 please use the new product number. For further information, please contact Epson sales representative.

Configuration of product number

●DEVICES



Comparison table between new and previous number

Previous number	New number	Previous number	New number
SED122*D*A	S1D122**D**A*	SED123*D*A	S1D123**D**A*
SED122*D*B	S1D122**D**B*	SED123*D*B	S1D123**D**B*
SED122*DA*	S1D122**D10**	SED123*D*C	S1D123**D**C*
SED122*T**	S1D122**T****	SED123*D*E	S1D123**D**E*
SED1220	S1D12200	SED123*D*F	S1D123**D**F*
SED1221	S1D12201	SED123*D*G	S1D123**D**G*
SED1222	S1D12202	SED123*DA*	S1D123**D10**
SED1220D**	S1D12200D****	SED123*DB*	S1D123**D11**
SED1220DAB	S1D12200D10B*	SED123*D*G*	S1D123**D16**
SED1220DB*	S1D12200D11**	SED123*T**	S1D123**T****
SED1220DG*	S1D12200D16**	SED1230	S1D12300
SED1221D**	S1D12201D****	SED1230D**	S1D12300D****
SED1222D**	S1D12202D****	SED1230DBB	S1D12300D11B*
SED1222D*A	S1D12202D**A*	SED1230DGB	S1D12300D16B*
SED122A	S1D12210	SED1230DGE	S1D12300D16E*
SED1225	S1D12205 Series	SED1230DJB	S1D12300D19B*
SED1225D**	S1D12205D****	SED1230DRE	S1D12300D27E*
SED1225D*B	S1D12205D**B*	SED1230T01	S1D12300T001*
SED1225DAB	S1D12205D10B*	SED1230T0A	S1D12300T00A*
SED1225DBB	S1D12205D11B*	SED1230T0B	S1D12300T00B*
SED1225DGB	S1D12205D16B*	SED1231	S1D12301
SED1225T**	S1D12205T****	SED1231D**	S1D12301D****
SED123*	S1D123**	SED1231DAB	S1D12301D10B*
SED123*D**	S1D123**D****	SED1231DBE	S1D12301D11E*

Previous number	New number	Previous number	New number
SED1231DJB	S1D12301D19B*	SED1240D0A	S1D12400D00A*
SED1231DMB	S1D12301D22B*	SED1240DAB	S1D12400D10B*
SED1231T01	S1D12301T001*	SED1240DBB	S1D12400D11B*
SED1231T02	S1D12301T002*	SED1240DGB	S1D12400D16B*
SED1231T0B	S1D12301T00B*	SED1240T0A	S1D12400T00A*
SED1232	S1D12302	SED1240T0B	S1D12400T00B*
SED1232D**	S1D12302D****	SED1240T0G	S1D12400T00G*
SED1232DAB	S1D12302D10B*	SED1241	S1D12401
SED1232DBB	S1D12302D11B*	SED1241DAB	S1D12401D10B*
SED1232DGB	S1D12302D16B*	SED1241DBB	S1D12401D11B*
SED1232DMB	S1D12302D22B*	SED1241DGB	S1D12401D16B*
SED1233	S1D12303	SED1241T0A	S1D12401T00A*
SED1233D**	S1D12303D****	SED1241T0B	S1D12401T00B*
SED1233D2E	S1D12303D02E*	SED1241T0G	S1D12401T00G*
SED1233D3E	S1D12303D03E*	SED1242	S1D12402
SED1233DAE	S1D12303D10E*	SED1242DAB	S1D12402D10B*
SED1233DBB	S1D12303D11B*	SED1242DBB	S1D12402D11B*
SED1233DBE	S1D12303D11E*	SED1242DGB	S1D12402D16B*
SED1233DGB	S1D12303D16B*	SED1242T0A	S1D12402T00A*
SED1233DGE	S1D12303D16E*	SED1242T0B	S1D12402T00B*
SED1233DMB	S1D12303D22B*	SED1242T0G	S1D12402T00G*
SED1233DRA	S1D12303D27A*	SED1242TXX	S1D12402T****
SED1233T0A	S1D12303T00A*		
SED1233T0B	S1D12303T00B*		
SED123*D*A	S1D123**D**A*		
SED123*D*B	S1D123**D**B*		
SED123*D*C	S1D123**D**C*		
SED123*D*F	S1D123**D**F*		
SED123*D.	S1D123**D****		
SED123*D _A *	S1D123**D10**		
SED123*D _B *	S1D123**D11**		
SED123*D _G *	S1D123**D16**		
SED1234	S1D12304		
SED1234D**	S1D12304D****		
SED1234DBA	S1D12304D11A*		
SED1235	S1D12305		
SED1235D2C	S1D12305D02C*		
SED1235DAA	S1D12305D10A*		
SED1235DBA	S1D12305D11A*		
SED1235DGA	S1D12305D16A*		
SED124*D**	S1D124**D****		
SED124*T**	S1D124**T****		
SED1240	S1D12400		

CONTENTS

1. S1D12000 Series Selection Guide
2. S1D12200 Series
3. S1D12205 Series
4. S1D12300 Series
5. S1D12304/12305 Series
6. S1D12400 Series

S1D12000 series Selection Guide

LCD controller-drivers for small-sized displays

Built-in character generators together with segment and common drivers simplify the task of displaying microprocessor messages on small LCDs.

S1D12000 (SED1200) Series

Part number	Supply voltage	LCD voltage range (V)	Duty	Segment	Common	Display RAM (characters)	MPU interface	Extension display output	Package	Comment
S1D12200D (SED1220D)	2.4 to 3.6	4.0 to 7.0	1/26	64	26	36	4 or 8-bit serial	—	Au bump chip	Built-in power circuit for LCD Three standard characters (JIS,ASCII,Cellular) LCD static drive allowed
S1D12200T (SED1220T)									TCP	
S1D12201D (SED1221D)	2.4 to 3.6	4.0 to 7.0	1/18	64	18	36	4 or 8-bit serial	—	Au bump chip	
S1D12201T (SED1221T)									TCP	
S1D12202D (SED1222D)	2.4 to 3.6	4.0 to 7.0	1/18	60	18	36	4 or 8-bit serial	—	AI pad chip	
S1D12210D** (SED122AD*)	2.4 to 3.6	4.0 to 7.0	1/18	64	18	36	4 or 8-bit serial	—	Au bump chip	
S1D12205D (SED1225D)	1.7 to 3.6	3.0 to 6.0	1/18,1/26	64	26	36	4 or 8-bit serial	—	Au bump chip	
S1D12205T (SED1225T)									TCP	
S1D12300D (SED1230D)	2.4 to 3.6	4.5 to 11.0	1/30	65	30	48	4 or 8-bit serial	—	Au bump chip	
S1D12300T (SED1230T)									TCP	
S1D12301D (SED1231D)	2.4 to 3.6	4.5 to 11.0	1/23	65	23	48	4 or 8-bit serial	—	Au bump chip	
S1D12301T (SED1231T)									TCP	
S1D12302D (SED1232D)	2.4 to 3.6	4.5 to 11.0	1/16	65	16	48	4 or 8-bit serial	—	Au bump chip	
S1D12302T (SED1232T)									TCP	
S1D12303D (SED1233D)	2.4 to 3.6	4.5 to 11.0	1/16	80	16	48	4 or 8-bit serial	—	Au bump chip	
S1D12303T (SED1233T)									TCP	
S1D12304D (SED1234D)	2.4 to 3.6	4.5 to 11.0	1/30	62	30	48	4 or 8-bit serial	—	AI pad chip	Built-in power circuit for LCD Three standard characters (JIS,ASCII,Cellular) LCD dynamic drive only
S1D12305D (SED1235D)	2.4 to 3.6	4.5 to 11.0	1/16	62	16	48	4 or 8-bit serial	—	AI pad chip	
S1D12400D (SED1240D)	1.8 to 5.5	4.0 to 16.0	1/34	80	34	80	4 or 8-bit serial	—	Au bump chip	Line Blink, Vertical Scroll
S1D12400T (SED1240T)									TCP	
S1D12401D (SED1241D)	1.8 to 5.5	4.0~16.0	1/26	80	26	80	4 or 8-bit serial	—	Au bump chip	
S1D12401T (SED1240T)									TCP	
S1D12402D (SED1242D)	1.8 to 5.5	4.0 to 16.0	1/18	80	18	80	4 or 8-bit serial	—	Au bump chip	
S1D12402T (SED1242T)									TCP	

S1D12200 Series

Contents

1. DESCRIPTION	2-1
2. FEATURES	2-1
3. BLOCK DIAGRAM	2-2
4. CHIP SPECIFICATION	2-3
5. PIN DESCRIPTION	2-11
6. FUNCTIONAL DESCRIPTION	2-14
7. COMMAND	2-21
8. CHARACTER GENERATOR	2-24
9. ABSOLUTE MAXIMUM RATINGS	2-31
10. DC CHARACTERISTICS	2-32
11. TIMING CHARACTERISTICS	2-34
12. MPU INTERFACE (REFERENCE EXAMPLES)	2-37
13. LCD CELL INTERFACE (REFERENCE)	2-38
14. LCD DRIVE WAVEFORMS (B WAVEFORMS)	2-42
15. INSTRUCTION SETUP EXAMPLE (REFERENCE)	2-43
16. OPTION LIST	2-50

1. DESCRIPTION

S1D12200 Series is a dot matrix LCD controller/driver for character display. Using 4bits data, 8bits data or serial data being provided from the micro computer, it displays up to 36 characters, 4 user defined characters and up to 120 symbols.


Up to 256 types of built-in character generator ROMs are prepared. Each character font is consisted of 5×8 dots. It also contains the RAM for displaying 4 user defined characters each font consisting of 5×8 dots. It is symbol register allows character display with high degree of freedom. This handy equipment can be operated with minimum power consumption with its low power consumption design, standby and sleeping mode.

2. FEATURES

- Built-in data display RAM – 36 characters + 4 user defined characters + 120 symbols.
- CG ROM (For up to 256 characters), CG RAM (for 4 characters) and symbol register (for 120 symbols).
- No. of display digit and lines
 - < In normal mode >
 - ① (12 digits + 4 segments for signal) \times 3 lines + 120 symbols + 5 static symbols (S1D12200D****)
 - ② (12 digits + 4 segments for signal) \times 2 lines + 120 symbols + 5 static symbols (S1D12201D****)
 - ③ 12 digits \times 2 lines + 120 symbols + 5 static symbols (S1D12202D****)
 - ④ (12 digits + 4 segments for signal) \times 2 lines + 120 symbols + 10 static symbols (S1D12210D****)
 - < In standby mode >
 - ① 5 static symbols
 - ② 5 static symbols
 - ③ 5 static symbols
 - ④ 10 static symbols


- Built-in CR oscillation circuit (C and R contained)
- Accepts external clock input
- High-speed MPU interface
Affords interface with both 68/80 system MPUs
Affords interface through 4 bits and 8 bits
- Affords serial interface
- Character font consists of 5×8 dots
- Duty ratio
 - ① 1/26 (S1D12200D****)
 - ② 1/18 (S1D12201D****, S1D12202D****)
- Simplified command setting
- Built-in power circuit for driving liquid crystal
Power amplifier circuit, power regulation circuit and voltage followers \times 4
- Built-in electronic volume function
- Low power consumption
 - 80 μ A max. (In normal operation, including operating current of the power supply).
 - 20 μ A max. (In standby mode for displaying static icon).
 - 5 μ A max. (In sleeping mode when display is turned off).
- Power supply
 - VDD - VSS – 2.4 V ~ – 3.6 V
 - VDD - V5 – 4.0 V ~ – 6.0 V
- Temperature range for wide range operation
Ta = – 30 ~ 85°C
- CMOS process
- Shipping form
 - Chip (Al pad product) S1D12202D**A*
 - Chip (Au bump product) S1D122**D**B*
 - TCP S1D122**T****
- These chips are not designed for resistance to light or resistance to radiation

3. BLOCK DIAGRAM



4. CHIP SPECIFICATION

S1D12200D****/S1D12201D****/S1D12210D****



S1D122**D****

↑
Digits prepared for CGROM pattern changes


Chip size: 7.70 × 2.77 mm
 Pad pitch: 100 μm (Minimum)
 Chip thickness (for reference): 625 ± 25 μm (S1D122**D**A*)
 (S1D122**D**B*)

- 1) A1 pad specifications
 - Pad size on Y side: 135 μm × 75 μm
 - Pad size on X side: 75 μm × 135 μm
- 2) Au bump specifications
 - Bump size on Y side: 129 μm × 69 μm
 - Bump size on X side: 69 μm × 129 μm
 - Bump height (for reference) 22.5 μm ± 5.5 μm

<Fuse Pines>

- 1) Al pad. pad size 86 μm × 75 μm
- 2) Au bump
 - Bump size 80 μm × 69 μm

S1D12202D****



S1D12202D****

↑
Digits prepared for CGROM pattern changes

Chip size: 7.70 × 2.77 mm
 Pad pitch: 124 μm (Minimum)
 Chip thickness (for reference): 625 ± 50 μm (S1D12202D***A*)

- 1) A1 pad specifications
- | | |
|---------------------|----------------------------------------------------|
| Pad size on Y side: | 90 μm × 96 μm |
| Pad size on X side: | 96 μm × 90 μm (PAD. No. 1 ~ 11, 28 ~ 32, 52 ~ 108) |
| | 175 μm × 135 μm (PAD. No. 12 ~ 27) |

- <Fuse Pines>
- 1) A1 pad. pad size 86 μm × 75 μm

<S1D12200D****/S1D12201D****>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	NC	-3700	-1204	55	VDD	3670	-910
2	NC	-3600	↑	56	(FSA)	3603	-796
3	NC	-3500	↑	57	(FSB)	↑	-696
4	A0	-3252	↑	58	(FSC)	↑	-596
5	WR	-3132	↑	59	(FS0)	↑	-496
6	CS	-3012	↑	60	(FS1)	↓	-396
7	D7	-2892	↑	61	(FS2)	↓	-296
8	D6	-2772	↑	62	(FS3)	3603	-196
9	D5	-2652	↑	63	VDD	3670	-82
10	D4	-2532	↑	64	COMSA	↑	61
11	D3	-2412	↑	65	COMS1	↑	203
12	D2	-2292	↑	66	COM1	↑	303
13	D1	-2172	↑	67	COM2	↑	403
14	D0	-2052	↑	68	COM3	↑	503
15	VDD	-1836	↑	69	COM4	↑	603
16	VDD	-1736	↑	70	COM5	↑	703
17	VSS	-1556	↑	71	COM6	↑	803
18	VSS	-1456	↑	72	COM7	↓	903
19	V5	-1276	↑	73	COM8	3670	1003
20	V5	-1176	↑	74	NC	3700	1204
21	V4	-996	↑	75	NC	3600	↑
22	V4	-896	↑	76	NC	3500	↑
23	V3	-716	↑	77	SEGS1	3319	↑
24	V3	-616	↑	78	SEGS2	3219	↑
25	V2	-436	↑	79	SEG1	3119	↑
26	V2	-336	↑	80	SEG2	3019	↑
27	V1	-156	↑	81	SEG3	2919	↑
28	V1	-56	↑	82	SEG4	2819	↑
29	V0	124	↑	83	SEG5	2719	↑
30	V0	224	↑	84	SEG6	2619	↑
31	VR	404	↑	85	SEG7	2519	↑
32	VR	504	↑	86	SEG8	2419	↑
33	VOUT	684	↑	87	SEG9	2319	↑
34	VOUT	784	↑	88	SEG10	2219	↑
35	CAP2-	964	↑	89	SEG11	2119	↑
36	CAP2-	1064	↑	90	SEG12	2019	↑
37	CAP2+	1244	↑	91	SEG13	1919	↑
38	CAP2+	1344	↑	92	SEG14	1819	↑
39	CAP1-	1524	↑	93	SEG15	1719	↑
40	CAP1-	1624	↑	94	SEG16	1619	↑
41	CAP1+	1804	↑	95	SEG17	1519	↑
42	CAP1+	1904	↑	96	SEG18	1419	↑
43	VSS	2084	↑	97	SEG19	1319	↑
44	VSS	2184	↑	98	SEG20	1219	↑
45	VDD	2364	↑	99	SEG21	1119	↑
46	VDD	2464	↑	100	SEG22	1019	↑
47	CK	2693	↑	101	SEG23	919	↑
48	VS1	2821	↑	102	SEG24	819	↑
49	P/S	2949	↑	103	SEG25	719	↑
50	I/F	3077	↑	104	SEG26	619	↑
51	RES	3205	↑	105	SEG27	519	↑
52	NC	3500	↑	106	SEG28	419	↑
53	NC	3600	↑	107	SEG29	319	↑
54	NC	3700	↓	108	SEG30	219	1204

(FS*) : Being fuse adjusting pins, maintain them on floating state.

CK pins : Should be VDD when not being used.

S1D12200
Series

S1D12200 Series

PAD		COORDINATES	
No.	Name	X	Y
109	SEG31	119	1204
110	SEG32	19	↑
111	SEG33	-81	↑
112	SEG34	-181	↑
113	SEG35	-281	↑
114	SEG36	-381	↑
115	SEG37	-481	↑
116	SEG38	-581	↑
117	SEG39	-681	↑
118	SEG40	-781	↑
119	SEG41	-881	↑
120	SEG42	-981	↑
121	SEG43	-1081	↑
122	SEG44	-1181	↑
123	SEG45	-1281	↑
124	SEG46	-1381	↑
125	SEG47	-1481	↑
126	SEG48	-1581	↑
127	SEG49	-1681	↑
128	SEG50	-1781	↑
129	SEG51	-1881	↑
130	SEG52	-1981	↑
131	SEG53	-2081	↑
132	SEG54	-2181	↑
133	SEG55	-2281	↑
134	SEG56	-2381	↑
135	SEG57	-2481	↑
136	SEG58	-2581	↑
137	SEG59	-2681	↑
138	SEG60	-2781	↑
139	SEGS4	-2881	↑
140	SEGS5	-2981	↑
141	COM24	-3081	↑
142	COM23	-3181	↑
143	COM22	-3281	↑
144	NC	-3500	↑
145	NC	-3600	↑
146	NC	-3700	↑
147	COM21	-3670	1204
148	COM20	↑	1000
149	COM19	↑	900
150	COM18	↑	800
151	COM17	↑	700
152	COM16	↑	600
153	COM15	↑	500
154	COM14	↑	400
155	COM13	↑	300
156	COM12	↑	200
157	COM11	↑	100
158	COM10	↑	0
159	COM9	↑	-100
160	COMS2	↑	-200
161	SEGSA	↑	-300
162	SEGSA	↑	-433
163	SEGSB	↑	-533
164	SEGSC	↑	-633
165	SEGSD	↑	-733
165	SEGSE	-3670	-833

<S1D12202D****>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	A0	-3312	-1228	55	SEG4	3100	1228
2	WR	-3180	↑	56	SEG5	2976	↑
3	CS	-3048	↑	57	SEG6	2852	↑
4	D7	-2916	↑	58	SEG7	2728	↑
5	D6	-2784	↑	59	SEG8	2604	↑
6	D5	-2652	↑	60	SEG9	2480	↑
7	D4	-2520	↑	61	SEG10	2356	↑
8	D3	-2388	↑	62	SEG11	2232	↑
9	D2	-2256	↑	63	SEG12	2108	↑
10	D1	-2124	↓	64	SEG13	1984	↑
11	D0	-1992	-1228	65	SEG14	1860	↑
12	VDD	-1786	-1204	66	SEG15	1736	↑
13	VSS	-1506	↑	67	SEG16	1612	↑
14	V5	-1226	↑	68	SEG17	1488	↑
15	V4	-946	↑	69	SEG18	1364	↑
16	V3	-666	↑	70	SEG19	1240	↑
17	V2	-386	↑	71	SEG20	1116	↑
18	V1	-106	↑	72	SEG21	992	↑
19	V0	174	↑	73	SEG22	868	↑
20	VR	454	↑	74	SEG23	744	↑
21	VOUT	734	↑	75	SEG24	620	↑
22	CAP2-	1014	↑	76	SEG25	496	↑
23	CAP2+	1294	↑	77	SEG26	372	↑
24	CAP1-	1574	↑	78	SEG27	248	↑
25	CAP1+	1854	↑	79	SEG28	124	↑
26	VSS	2134	↓	80	SEG29	0	↑
27	VDD	2414	-1204	81	SEG30	-124	↑
28	CK	2692	-1228	82	SEG31	-248	↑
29	VS1	2836	↑	83	SEG32	-372	↑
30	P/S	2980	↑	84	SEG33	-496	↑
31	I/F	3124	↓	85	SEG34	-620	↑
32	RES	3268	-1228	86	SEG35	-744	↑
33	VDD	3694	-919	87	SEG36	-868	↑
34	(FSA)	3603	-796	88	SEG37	-992	↑
35	(FSB)	↑	-696	89	SEG38	-1116	↑
36	(FSC)	↑	-596	90	SEG39	-1240	↑
37	(FS0)	↑	-496	91	SEG40	-1364	↑
38	(FS1)	↑	-396	92	SEG41	-1488	↑
39	(FS2)	↓	-296	93	SEG42	-1612	↑
40	(FS3)	3603	-196	94	SEG43	-1736	↑
41	VDD	3694	-73	95	SEG44	-1860	↑
42	COMSA	↑	63	96	SEG45	-1984	↑
43	COMS1	↑	199	97	SEG46	-2108	↑
44	COM1	↑	323	98	SEG47	-2232	↑
45	COM2	↑	447	99	SEG48	-2356	↑
46	COM3	↑	571	100	SEG49	-2480	↑
47	COM4	↑	695	101	SEG50	-2604	↑
48	COM5	↑	819	102	SEG51	-2728	↑
49	COM6	↑	943	103	SEG52	-2852	↑
50	COM7	↓	1067	104	SEG53	-2976	↑
51	COM8	3694	1191	105	SEG54	-3100	↑
52	SEG1	3472	1228	106	SEG55	-3224	↑
53	SEG2	3348	1228	107	SEG56	-3348	↑
54	SEG3	3224	1228	108	SEG57	-3472	1228

(FS*) : Being fuse adjusting pins, maintain them on floating state.

CK pins : Should be VDD when not being used.

S1D12200 Series

PAD		COORDINATES	
No.	Name	X	Y
109	SEG58	-3694	1191
110	SEG59	↑ ↓	1067
111	SEG60		943
112	COM16		819
113	COM15		695
114	COM14		571
115	COM13		447
116	COM12		323
117	COM11		119
118	COM10		75
119	COM9		-49
120	COMS2		-173
121	SEGSA		-335
122	SEGSB		-459
123	SEGSC		-583
124	SEGSD		-707
125	SEGSE		-3694

<S1D12210D****>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	NC	-3700	-1204	55	VDD	3670	-910
2	NC	-3600	↑	56	(FSA)	3603	-796
3	NC	-3500	↑	57	(FSB)	↑	-696
4	A0	-3252	↑	58	(FSC)	↑	-596
5	WR	-3132	↑	59	(FS0)	↑	-496
6	CS	-3012	↑	60	(FS1)	↑	-396
7	D7	-2892	↑	61	(FS2)	↓	-296
8	D6	-2772	↑	62	(FS3)	3603	-196
9	D5	-2652	↑	63	VDD	3670	-82
10	D4	-2532	↑	64	COMSA	↑	61
11	D3	-2412	↑	65	COMS1	↑	203
12	D2	-2292	↑	66	COM1	↑	303
13	D1	-2172	↑	67	COM2	↑	403
14	D0	-2052	↑	68	COM3	↑	503
15	VDD	-1836	↑	69	COM4	↑	603
16	VDD	-1736	↑	70	COM5	↑	703
17	VSS	-1556	↑	71	COM6	↑	803
18	VSS	-1456	↑	72	COM7	↓	903
19	V5	-1276	↑	73	COM8	3670	1003
20	V5	-1176	↑	74	NC	3700	1204
21	V4	-996	↑	75	NC	3600	↑
22	V4	-896	↑	76	NC	3500	↑
23	V3	-716	↑	77	SEGS1	3319	↑
24	V3	-616	↑	78	SEGS2	3219	↑
25	V2	-436	↑	79	SEG1	3119	↑
26	V2	-336	↑	80	SEG2	3019	↑
27	V1	-156	↑	81	SEG3	2919	↑
28	V1	-56	↑	82	SEG4	2819	↑
29	V0	124	↑	83	SEG5	2719	↑
30	V0	224	↑	84	SEG6	2619	↑
31	VR	404	↑	85	SEG7	2519	↑
32	VR	504	↑	86	SEG8	2419	↑
33	VOUT	684	↑	87	SEG9	2319	↑
34	VOUT	784	↑	88	SEG10	2219	↑
35	CAP2-	964	↑	89	SEG11	2119	↑
36	CAP2-	1064	↑	90	SEG12	2019	↑
37	CAP2+	1244	↑	91	SEG13	1919	↑
38	CAP2+	1344	↑	92	SEG14	1819	↑
39	CAP1-	1524	↑	93	SEG15	1719	↑
40	CAP1-	1624	↑	94	SEG16	1619	↑
41	CAP1+	1804	↑	95	SEG17	1519	↑
42	CAP1+	1904	↑	96	SEG18	1419	↑
43	VSS	2084	↑	97	SEG19	1319	↑
44	VSS	2184	↑	98	SEG20	1219	↑
45	VDD	2364	↑	99	SEG21	1119	↑
46	VDD	2464	↑	100	SEG22	1019	↑
47	CK	2693	↑	101	SEG23	919	↑
48	VS1	2821	↑	102	SEG24	819	↑
49	P/S	2949	↑	103	SEG25	719	↑
50	I/F	3077	↑	104	SEG26	619	↑
51	RES	3205	↑	105	SEG27	519	↑
52	NC	3500	↑	106	SEG28	419	↑
53	NC	3600	↑	107	SEG29	319	↑
54	NC	3700	↓	108	SEG30	219	1204

(FS*) : This is a fuse adjusting terminal. Set it to floating state.

CK pins : Set it to VDD when not used.

S1D12200
Series

S1D12200 Series

PAD		COORDINATES	
No.	Name	X	Y
109	SEG31	119	1204
110	SEG32	19	↑
111	SEG33	-81	↑
112	SEG34	-181	↑
113	SEG35	-281	↑
114	SEG36	-381	↑
115	SEG37	-481	↑
116	SEG38	-581	↑
117	SEG39	-681	↑
118	SEG40	-781	↑
119	SEG41	-881	↑
120	SEG42	-981	↑
121	SEG43	-1081	↑
122	SEG44	-1181	↑
123	SEG45	-1281	↑
124	SEG46	-1381	↑
125	SEG47	-1481	↑
126	SEG48	-1581	↑
127	SEG49	-1681	↑
128	SEG50	-1781	↑
129	SEG51	-1881	↑
130	SEG52	-1981	↑
131	SEG53	-2081	↑
132	SEG54	-2181	↑
133	SEG55	-2281	↑
134	SEG56	-2381	↑
135	SEG57	-2481	↑
136	SEG58	-2581	↑
137	SEG59	-2681	↑
138	SEG60	-2781	↑
139	SEGS4	-2881	↑
140	SEGS5	-2981	↑
141	NC	-3081	↑
142	NC	-3181	↑
143	NC	-3281	↑
144	NC	-3500	↑
145	NC	-3600	↑
146	NC	-3700	↑
147	COM16	-3670	1204
148	COM15	↑	1000
149	COM14	↑	900
150	COM13	↑	800
151	COM12	↑	700
152	COM11	↑	600
153	COM10	↑	500
154	COM9	↑	400
155	COMS2	↑	300
156	SEGSA	↑	200
157	SEGSB	↑	67
158	SEGSC	↑	-33
159	SEGSD	↑	-133
160	SEGSE	↑	-233
161	SEGSE	↑	-333
162	SEGSE	↑	-433
163	SEGSE	↑	-533
164	SEGSE	↑	-633
165	SEGSE	↑	-733
166	SEGSE	↑	-833

5. PIN DESCRIPTION

Power Supply Pins

Pin name	I/O	Description	No. of Pins
VDD	Power supply	Connected to logic supply. Common with MPU power terminal VCC.	1
VSS	Power supply	0V power terminal connected to system ground.	1
V ₀ , V ₁ V ₂ , V ₃ V ₄ , V ₅	Power supply	Multi-level power supply for liquid crystal drive. The voltage determined in the liquid crystal cell is resistance-divided or impedance-converted by operational amplifier, and the resultant voltage is applied. The potential is determined on the basis of VDD and the following equation must be respected. $V_{DD} = V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$ $V_{DD} \geq V_{SS} \geq V_5 \geq V_{OUT}$ When the built-in power supply is ON, the following voltages are given to pins V ₁ to V ₄ by built-in power circuit: $V_1 = 1/5 V_5 \quad (1/4 V_5)$ $V_2 = 2/5 V_5 \quad (2/4 V_5)$ $V_3 = 3/5 V_5 \quad (3/4 V_5)$ $V_4 = 4/5 V_5 \quad (4/4 V_5)$ voltage ratings in () are for optional choices.	6
Vs1	O	Power supply voltage output pin for oscillating circuit, and DC/DC source. Don't connect this pin to an external load.	1

LCD Power Circuit Pins

Pin name	I/O	Description	No. of Pins
CAP1+	O	Capacitor positive side connecting pin for boosting. This pin connects the capacitor with pin CAP1-.	1
CAP1-	O	Capacitor negative side connecting pin for boosting. This pin connects a capacitor with pin CAP+.	1
CAP2+	O	Capacitor positive side connecting pin for boosting. This pin connects a capacitor with pin CAP2-.	1
CAP2-	O	Capacitor negative side connecting pin for boosting. This pin connects a capacitor with pin CAP2+.	1
VOUT	O	Output pin for boosting. This pin connects a smoothing capacitor with VDD pin.	1
VR	I	Voltage regulating pin. This pin gives a voltage between VDD and V ₅ by resistance-division of voltage.	1

Pins for System Bus Connection

Pin name	I/O	Description	No. of Pins																																																							
D7 (SI) D6 (SCL) D5 ~ D0	I	<p>8-bit input data bus. These pins are connected to a 8-bit or 16-bit standard MPU data bus.</p> <p>When P/S = LOW, the D7 and D6 pins are operated as a serial data input and a serial clock input respectively.</p> <table border="1"> <thead> <tr> <th>P/S</th> <th>RES</th> <th>I/F</th> <th>D7</th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3-D0</th> <th>\overline{CS}</th> <th>A0</th> <th>\overline{WR}</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>—</td> <td>—</td> <td>SI</td> <td>SCL</td> <td>—</td> <td>—</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>—</td> </tr> <tr> <td>HIGH</td> <td>HIGH</td> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3-D0</td> <td>\overline{CS}</td> <td>A0</td> <td>E</td> </tr> <tr> <td>HIGH</td> <td>LOW</td> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3-D0</td> <td>\overline{CS}</td> <td>A0</td> <td>\overline{WR}</td> </tr> <tr> <td>HIGH</td> <td>LOW</td> <td>LOW</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>\overline{WR}</td> </tr> </tbody> </table> <p>RES: Indicates the active potential. OPEN: Though "OPEN" is available, fixing the potential is recommended for noise-withstanding characteristic reason. —: Indicates that it can be set at either HIGH or LOW, but fixing the potential is required.</p>	P/S	RES	I/F	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}	LOW	—	—	SI	SCL	—	—	OPEN	\overline{CS}	A0	—	HIGH	HIGH	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	E	HIGH	LOW	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}	HIGH	LOW	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	\overline{WR}	8
P/S	RES	I/F	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}																																																
LOW	—	—	SI	SCL	—	—	OPEN	\overline{CS}	A0	—																																																
HIGH	HIGH	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	E																																																
HIGH	LOW	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}																																																
HIGH	LOW	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	\overline{WR}																																																
A0	I	<p>Usually, this pin connects the least significant bit of the MPU address bus and identifies a data command.</p> <p>0 : Indicates that D0 to D7 are a command. 1 : Indicates that D0 to D7 are display data.</p>	1																																																							
RES	I	<p>In case of a 68 series MPU, initialization can be performed by changing RES $\square\downarrow$. In case of an 80 series MPU, initialization can be performed by changing $\square\uparrow$.</p> <p>A reset operation is performed by edge sensing of the RES signal. An interface type for the 68/80 series MPU is selected by input level after initialization.</p> <p>LOW : 68 series MPU interface HIGH : 80 series MPU interface</p>	1																																																							
\overline{CS}	I	<p>Chip select signal. Usually, this pin inputs the signal obtained by decoding an address bus signal. At the LOW level, this pin is enabled.</p>	1																																																							
\overline{WR} (E)	I	<p><When connecting an 80 series MPU> Active LOW. This pin connects the \overline{WR} signal of the 80 series MPU. The signal on the data bus is fetched at the rise of the \overline{WR} signal.</p> <p><When connecting a 68 series MPU> Active HIGH. This pin becomes an enable clock input of the 68 series MPU.</p>	1																																																							
P/S	I	<p>This pin switches between serial data input and parallel data input.</p> <table border="1"> <thead> <tr> <th>P/S</th> <th>Chip Select</th> <th>Data/Command</th> <th>Data</th> <th>Serial Clock</th> </tr> </thead> <tbody> <tr> <td>HIGH</td> <td>\overline{CS}</td> <td>A0</td> <td>D0 to D7</td> <td>—</td> </tr> <tr> <td>LOW</td> <td>\overline{CS}</td> <td>A0</td> <td>SI</td> <td>SCL</td> </tr> </tbody> </table>	P/S	Chip Select	Data/Command	Data	Serial Clock	HIGH	\overline{CS}	A0	D0 to D7	—	LOW	\overline{CS}	A0	SI	SCL	1																																								
P/S	Chip Select	Data/Command	Data	Serial Clock																																																						
HIGH	\overline{CS}	A0	D0 to D7	—																																																						
LOW	\overline{CS}	A0	SI	SCL																																																						
IF	I	<p>Interface data length select pin for parallel data input.</p> <p>HIGH: 8-bit parallel input LOW: 4-bit parallel input</p> <p>When P/S = LOW, connect this pin to VDD or VSS.</p>	1																																																							
CK	I	<p>External input terminal</p> <p>It must be fixed to HIGH when the internal oscillation circuit is used.</p>	1																																																							

Liquid Crystal Drive Circuit Signals**Dynamic drive terminal (S1D12200D****/S1D12201D****/S1D12210D****)**

Pin name	I/O	Description	No. of Pins
COM1 to COM24	O	Common signal output pin (for characters)	24
COMS1, CMOS2	O	Common signal output pin (except for characters) CMOS1, CMOS2: Common output for symbol display	2
SEG1 to SEG60	O	Segment signal output pin (for characters)	60
SEGS1, 2 4, 5	O	Segment signal output pin (except for characters) SEGS1, SEGS2: Segment output for signal output	4

Dynamic drive terminal (S1D12202D**)**

Pin name	I/O	Description	No. of Pins
COM1 to COM16	O	Common signal output pin (for characters)	16
COMS1, CMOS2	O	Common signal output pin (except for characters) CMOS1, CMOS2: Common output for symbol display	2
SEG1 to SEG60	O	Segment signal output pin (for characters)	60

Static drive terminal

Pin name	I/O	Description	No. of Pins
COMSA	O	Common signal output pin (for icon)	1
SEGSA, B C, D, E F, G, H, I, J	O	Segment signal output pin (for icon) SEGSF, G, H, I, J (only S1D12210****)	5 to 10

Note: For the electrode of liquid crystal display panel to be connected to the static drive terminal, we recommend you to use a pattern in which it is separated from the electrode connected to the dynamic drive terminal. When this pattern is too close to the other electrode, both the liquid crystal display and electrode will be deteriorated.

6. FUNCTIONAL DESCRIPTION

MPU Interface

Selection of interface type

In the S1D12200 Series, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting HIGH or LOW as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.

Table 1

P/S	Type	$\overline{\text{CS}}$	A0	$\overline{\text{WR}}$	SI	SCL	D0 to D7
HIGH	Parallel Input	$\overline{\text{CS}}$	A0	$\overline{\text{WR}}$	—	—	D0 to D7
LOW	Serial Input	$\overline{\text{CS}}$	A0	HIGH, LOW	SI	SCL	—

Parallel Input

In the S1D12200 Series, when parallel input is selected (P/S = HIGH), it can be directly connected to the 80 series MPU bus or 68 series MPU bus, as shown in Table 2, if either HIGH or LOW is selected as RES pin polarity after a reset input, because the RES pin has an MPU select function.


Selection between 8 bits and 4 bits is performed by command.

Table 2

RES input polarity	Type	A0	$\overline{\text{WR}}$	$\overline{\text{CS}}$	D0 to D7
↓ active	68 series	A0	E	$\overline{\text{CS}}$	D0 to D7
↑ active	80 series	A0	$\overline{\text{WR}}$	$\overline{\text{CS}}$	D0 to D7

Interface with 4-bit MPU interface

When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.



Note: When performing writing in succession, reverse a time exceeding the system cycle time (t_{cyc}) and then perform writing.

Serial interface (P/S = LOW)

The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled in the ship selected status ($\text{CS} = \text{LOW}$).

When no chip is selected, the shift register and counter are reset to the initial status.

Serial data is input in the order of D7, D6 ... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL).

At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed.

The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = HIGH, it is regarded as display data. When A0 = LOW, it is regarded as a command.

The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection.

Fig. 1 shows a timing chart of the serial interface.

Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length.

We recommend the user to perform an operation check with a real machine.

We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.




Fig. 1

Identification of data bus signals

The S1D12200 series identifies data bus signals, as shown in Table 3, by combinations of A0 and \overline{WR} (E).

Table 3

Common	68 series	80 series	Function
A0	E	WR	
1	1	0	Writing to RAM and symbol register
0	1	0	Writing to internal register (command)

Chip select

The S1D12200 series has a chip select pin (\overline{CS}). Only when $\overline{CS} = \text{LOW}$, MPU interfacing is enabled. In any status other than Chip Select, D0 to D7 and A0, WR, SI and SCL inputs are invalidated. When a serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is input regardless of the \overline{CS} status.

Power Circuit

This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive. The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.

The power circuit incorporated in the S1D12200 Series is set for a small-scale liquid crystal panel, so that its display quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity. In this case, an external power supply must be used.

A power circuit function can be selected by power control command. With this, an external power supply and a part of the internal power supply can be used together.

	Booster circuit	Voltage regulating circuit	Voltage follower	External voltage input	Booster system pin
	○	○	○	—	Per specification
Note 1	×	○	○	V _{OUT}	OPEN
Note 2	×	×	○	V ₅ = V _{OUT}	OPEN
Note 3	×	×	×	V ₁ , V ₂ , V ₃ , V ₄ , V ₅	OPEN

Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open and give a liquid crystal drive voltage to the V_{OUT} pin from the outside.


Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins open, connect between the V₅ pin and V_{OUT} pin, and give a liquid crystal drive voltage from the outside.

Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V₁, V₂, V₃, V₄ and V₅ from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and V_{OUT} pins open.

Voltage Tripler Circuit

If capacitors are connected between CAP+1 – CAP–1 and CAP2+,CAP2– and VSS VOUT, VDD– VSS potential is negatively tripled and generated at VOUT terminal. When the voltage is boosted double, open CAP2+ and

connect CAP2– to VOUT terminal. At this time, the oscillating circuit must be operating since the amplifying circuit utilize the signal from the oscillation output.



Potential relationship of amplified voltage

Voltage regulating circuit


Amplified voltage generated at VOUT outputs liquid crystal drive voltage V5 through the voltage regulation circuit. V5 voltage can be obtained from the expression ① below by adjusting the resistors Ra and Rb within the range of V5<VOUT.calculated by the following formula:

$$V_5 = \left(1 + \frac{R_b}{R_a}\right) \cdot V_{REG} \dots\dots\dots ①$$

Where, VREG is the constant power supply within IC. VREG is maintained constantly at VREG ≈ 2.0V. Voltage regulation of V5 output is done by connecting to a variable register between VR, VDD and V5. It is recommended to combine fixed registers R1 and R3 with variable resistor R2 for fine adjustment of V5 voltage.

[Sample setting on R1, R2 and R3]

- R1 + R2 + R3 = 1.2 M ohm (decided from the current value I05 passed between VDD – V5. Where, I05 ≤ 5 μA is supposed).
- Variable voltage range provided by R2 is from –4V to –6V (to be decided considering characteristics of the liquid crystal).
- Since VREG = 2.0V, if the electronic volume register is set at (0, 0, 0, 0, 0), followings are derived from above conditions and expression ① :



- R1 = 400KΩ
- R2 = 200KΩ
- R3 = 600KΩ

The voltage regulation circuit outputs VREG with the temperature gradient of approximately –0.04%/°C. Since VR terminal has high input impedance, anti-noise measures must be considered including use of shortened wiring distance and shield wire.

● Voltage Regulation Circuit Using Electronic Volume Function

The electronic volume function allows to control the liquid crystal drive voltage V5 with the commands and thus to adjust density of the liquid crystal display. Liquid crystal drive voltage V5 can have one of 32 voltage values if 5-bit data is set to the electronic volume register.

When using the electronic volume function, you need to turn the voltage regulation circuit on using the supply control command.


[Sample constants setting when electronic volume function is used]

$$V_5 = \left(1 + \frac{R_b}{R_a}\right) \cdot V_{EV} \quad \text{②}$$

Where $V_{EV} = V_{REG} - x$

$$x = n\alpha \quad (n = 0.1 - 31)$$

$$\alpha = V_{REG} / 150$$



No.	Electronic volume register	x	V5
0	(0, 0, 0, 0, 0)	0	Large
1	(0, 0, 0, 0, 1)	1α	•
2	(0, 0, 0, 1, 0)	2α	•
3	(0, 0, 0, 1, 1)	3α	•
•	•	•	•
•	•	•	•
30	(1, 1, 1, 1, 0)	30α	•
31	(1, 1, 1, 1, 1)	31α	Small


When the electronic volume function is not used, select (0, 0, 0, 0, 0) for the electronic volume register.

Liquid crystal voltage generating circuit


V5 potential is resistive divided within IC to produce V1, V2, V3 and V4 potentials required for driving the liquid crystal. V1, V2, V3 and V4 potentials are then subject to impedance conversion and provided to the liquid crystal drive circuit.

The liquid crystal drive voltage is fixed to 1/5 (1/4) bias. The liquid crystal power terminals V1 – V5 must be externally connected with the voltage regulating capacitor C2.

When a built-in supply is used
When voltage is doubled




When voltage is tripled




Reference setting values: C1: 0.1 - 4.7 μ F
C2: 0.1 μ F

We recommend the user to set the optimum values to capacitors C1 and C2 according to the panel size watching the liquid crystal display and drive waveforms.

Example 2: When using the built-in power source
(VC, VF, P) = (1, 1, 0)




Example 3: When using the built-in power source
(VC, VF, P) = (0, 1, 0)



S1D12200 Series

Reference setting values: C1: 0.47 - 4.7 μ F We suggest you to determine the most appropriate capacitance values, fitting to the panel size, for respective capacitors C1 and C2 in consideration of the liquid crystal display and drive waveforms.
C2: 0.1 - 4.7 μ F

When a built-in supply is used



Low Power Consumption Mode

S1D12200 Series is provided with standby mode and sleep mode for saving power consumption during standby period.

● Standby Mode

Switching between on and off of the standby mode is done using the power save command.

In the standby mode, only static icon is displayed.

1. Liquid crystal display output
COM1 ~ COM24, COMS1, COMS2 : VDD level
SEG1 ~ SEG60, SEGS1, 2, 4, 5 : VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Can be turned on by static drives.
Use the static icon RAM for controlling the static icon display done with SEGSA, B, C, D, E, COMSA.
2. DD RAM, CG RAM and symbol register
Written information is saved as it is irrespective of on or off of the stand-by mode.
3. Operation mode is retained the same as it was prior to execution of the standby mode.
The internal circuit for the dynamic display output is stopped.
4. Oscillating circuit
The oscillation circuit for the static display must be remained on.

● Sleep Mode

To enter the sleep mode, turning off the power circuit and oscillation circuit using the commands, and then execute power save command. This mode helps to save power consumption by reducing current to almost resting current level.

1. Liquid crystal display output
COM1 ~ COM24, COMS1, COMS2 : VDD level
SEG1 ~ SEG60, SEGS1, 2, 4, 5 : VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Clear all the data of the static icon registers to "0".
2. DD RAM, CG RAM and symbol register
Written information is saved at it is irrespective of on or off the sleep mode.
3. Operation mode is retained the same at it was prior to execution of the sleep mode.
All internal circuits are stopped.
4. Power circuit and oscillation circuit
Turn off the built-in supply circuit and oscillation circuit using the power save command and supply control command.

Reset Circuit

Upon activation of the RES input, this LSI will be initialized.

● Initial State

1. Display on/off control
C = 0 : Cursor off
B = 0 : Blink off
D = 0 : Display off
2. Power save
O = 0 : Oscillation off
PS = 0 : Power save off
3. Supply control
VC = 0 : Voltage regulation circuit off
VF = 0 : Voltage follower off
P = 0 : Amplifying circuit off
4. System setting
N2, N1 = 0 : 2 lines
S = 0 : Left-hand shift
CG = 0 : "CGRAM" blank
5. Electronic volume control
Address : 28H
Data : (0, 0, 0, 0, 0)
6. Static icon
Address : 20H
Data : (0, 0, 0, 0, 0)
Address : 21H
Data : (0, 0, 0, 0, 0)
Address : 22H
Data : (0, 0, 0, 0, 0)
Address : 23H
Data : (0, 0, 0, 0, 0)

As explained in the Section "MPU interface", the RES terminal connects to the reset terminal of the MPU and initialization is being effected together with the MPU. However, when the bus, port, etc. of the MPU maintains high-impedance for a certain duration of time after resetting, make the resetting input to the S1D12200 Series after the inputs to the S1D12200 Series have become definite.

As the resetting signal, like explained in the Section "DC characteristics", active level pulses of minimum 10us or more should be used. Normal operation status can be obtained after 1us from the edge of the RES signal.

By making the RES terminal active, respective registers can be cleared and the aforesaid setting state can be obtained.

If initialization is not effected by the RES terminal when the supply voltage is applied, it may go into a state where cancellation is unworkable.

In case the built-in liquid crystal power circuit will not be used, it becomes necessary that the RES input be active when the external liquid crystal power is being applied.

7. COMMAND

Table 4 lists the commands. S1D12200 Series identifies the data bus signal using different combinations of A0 and \overline{WR} (E). High speed command interpretation and execution are possible since only the internal timing is used.

• Command Overview

Command type	Command name	A0	\overline{WR}
Display control instruction	Cusor Home	0	0
	Display ON/OFF Control	0	0
Power control	Power Save	0	0
	Power Control	0	0
System set	System set	0	0
Address control instruction	Address Set	0	0
Data input instruction	Data Write	1	0

Instruction execution duration of depends on the internal process time of S1D12200 Series, therefore it is necessary to provide a duration larger than the system cycle time (tCYC) between execution of two successive in-struction.

• Description of Commands

(1) Cursor Home

This command presets the address counter to 30H and moves the cursor, when it is present, to the first digit of the first line.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	*	*	*	*

*: Don't Care

(2) Display ON/OFF Control

This command performs on or off of display and cursor setting.

Note: Symbols driven by COMSA and SEGSA – E must be controlled through the static icon RAM.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	C	B	*	D

D = 0 : Display off
1 : Display on


B = 0 : Cursor blink off
1 : Cursor blink on

Blink displays characters in black and white, alternately. The alternating display will be repeated with approx. 1 second interval.

C = 0 : Display of cursor
1 : Does not display

Following table shows relationship between B and C registers and the cursor.

C	B	Cursor display
0	0	Non-display
0	1	Non-display
1	0	Underbar cursor
1	1	Alternate display of display characters in black and white. The cursor position indicates the position of address



The cursor position indicates the position of address counter.

Therefore, whenever moving the cursor, change the address counter value using the RAM address set command or the auto increment done by writing the RAM data.

Selective flashing symbol display is possible by selecting (C, B) = (1, 0) and thus locating the address counter to the position of the symbol register through selecting (since the symbol is corresponding to the character at each 5 dots).

(3) Power Save

This command is used to controlling the oscillation circuit and setting or resetting the sleep mode.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	*	*	O	PS

*: Don't Care

PS = 0 : Power save off (reset)
1 : Power save on (set)

O = 0 : Oscillating circuit off (stop of oscillation)
1 : Oscillating circuit on (oscillation)

(4) Supply Control

This command is used for controlling operation of the built-in power circuit.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	VC	VF	P

P = 0 : Amplifying circuit off
1 : Amplifying circuit on

Note: The oscillation circuit must be turned on for the amplifying circuit to be active.

- VF = 0 : Voltage follower off
1 : Voltage follower on
- VC = 0 : Voltage regulation circuit off
1 : Voltage regulation circuit on

(5) System Set

This command is used for selecting display line, common shift direction and use/non-use of CR RAM.

When power on or resetting is done, execute this command first.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	0	N1	N2	S	CG

*: Don't Care

- N2, N1 = 0, 0 : 2lines
- N2, N1 = 0, 1 : 3lines

- S = 0 : COM left shift
- 1 : COM right shift

- CG = 0 : Use CG RAM
- 1 : Does not use RAM

(6) RAM Address Set

This command sets addresses to write data into the DD RAM, CG RAM and symbol register in the address counter.

When the cursor is displayed, the cursor is displayed at the display position corresponding to the DD RAM address set by this command.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	ADDRESS						

- ① The settable address length is ADDRESS = 00H to 7FH.
- ② Before writing data into the RAM, set the data write address by this command. Next, when data is written in succession, the address is automatically incremented.

RAM Map

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00 H	C G R A M (0 0 H)						-	C G R A M (0 1 H)						-		
10 H	C G R A M (0 2 H)						-	C G R A M (0 3 H)						-		
20 H	SI	unused					-	EV	Test	unused						-
30 H	DDRAM line 1						For signals						Unused			
40 H	DDRAM line 2												"			
50 H	DDRAM line 3												"			
60 H	Symbol register												"			
70 H	Symbol register												"			

- :Unused
- For signals :Output from SEGS1 to SEGS2, SEGS4, SEGS5
- For symbol register :Output from COMS1 to COMS2.

- SI :Static icon register
- EV :Electronic volume register
- Test :Test register (Do not use)


(7) Data Write

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	DATA							

- ① This command writes data the DD RAM, CG RAM or symbol register.
- ② This command automatically increases the address counter by +1, thus enabling continuous writing of data.

<Example of Data Writing>

Following figures illustrates an example of continuous writing of one line data to DD RAM.



Note: When executing instructions in succession, reserve a time exceeding tcyc and execute the next instruction.

S1D12200 Series

Table 4 S1D12200 Series Command List

Command	Code											Function
	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0		
(1) Cursor Home	0	0	0	0	0	1	*	*	*	*		Moves the cursor to the home position.
(2) Display ON/OFF Control	0	0	0	0	1	1	C	B	*	D		Sets cursor ON/OFF (C), cursor blink ON/OFF (B), and display ON/OFF (D). C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink ON) 0 (blink OFF), D = 1 (display ON) 0 (display OFF)
(3) Power Save	0	0	0	1	0	0	*	*	0	PS		Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (0). PS = 1 (power save ON) 0 (power save OFF), 0 = 1 (oscillating circuit ON) 0 (oscillating circuit OFF)
(4) Power Control	0	0	0	1	0	1	0	VC	VF	P		Sets voltage regulating circuit ON/OFF and boosting circuit ON/OFF (P). VC = 1 (voltage regulating circuit ON) 0 (voltage regulating circuit OFF) VF = 1 (voltage follower ON) 0 (voltage follower OFF), P = 1 (boosting circuit ON) 0 (boosting circuit OFF)
(5) System Set	0	0	0	1	1	0	N2	N1	S	CG		Sets the use or non-use of CG RAM and shifting direction of display line (N1, N2) and COM CG = 1 (use of CG RAM), 0 = (Does not use CG RAM), M2, N1 = 0, 0 (2 lines) 0, 1 (3 lines). S = 0 (left shift), 1 (right shift).
(6) RAM Address Set	0	0	1	ADDRESS								Sets the DD RAM, CG RAM or symbol register address.
(7) RAM Write	1	0	DATA								Writes data into the DD RAM, CG RAM or symbol register address.	
(8) NOP	0	0	0	0	0	0	0	0	0	0		Non-operation command
(9) Test Mode	0	0	0	0	0	0	*	*	*	*		Command for IC chip test. Don't use this command.

8. CHARACTER GENERATOR

Character Generator ROM (CG ROM)

Character Generator ROM (CG ROM)

S1D12200 Series contains the character generator ROM (CG ROM) consisted of up to 256 types of characters. Character size is 5 × 8 dots.

Tables 5 though 7 show the S1D12200D**** character code.

Concerning the 4 characters from 00H through 03H, the system command selects on which of CG ROM and CG RAM they are to be used.

S1D12200 Series CG ROM is mask ROM and compatible with customized ROM. Contact us for its use in your system.

Product name of modified CG ROM is defined as below:

(Example) S1D12200D00B*

↑
Digit for CG ROM
pattern change

S1D12200D10**

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																

S1D12200 Series

S1D12200D11**

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Cord	0	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	1	士	≡	7	△	∇	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩
	2	[Grid]	!	"	#	\$	%	&	'	()	*	+	,	-	.	/
	3	0	1	2	3	4	5	6	7	8	9	*	+	=	>	?	
	4	P	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
	5	P	R	S	T	U	U	U	X	Y	Z	E	X	I	U		
	6	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	
	7	P	A	R	S	T	U	U	U	X	Y	Z	E	X	I	U	
	8	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
	9	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
	A	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
	B	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	C	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪
	D	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪
	E	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪
	F	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪

S1D12200D16**

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Cord	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																

S1D12200 Series

Character Generator RAM (CG ROM)

CGRAM contained in S1D12200 Series enables user programming of character patterns for display signals with higher degrees of freedom.

When using CGRAM, select it using the system command.

Capacity of CGRAM is 160 bits and accepts registration of any 4 5 × 8 dots patterns.

Following shows relationship between the CGRAM characters, CGRAM addresses and character code.

Character code	RAM address	CGRAM data (character pattern)								Character display	Signal display	
		D7							D0			SEG
00H 02H	00H to 07H 10H to 17H	0	*	*	*	0	1	1	1	1		
		1	*	*	*	1	0	0	0	0		
		2	*	*	*	1	0	0	0	0		
		3	*	*	*	0	1	1	1	1		
		4	*	*	*	0	0	0	0	1		
		5	*	*	*	0	0	0	0	1		
		6	*	*	*	1	1	1	1	0		
		7	*	*	*	0	0	0	0	0		
01H 03H	08H to 0FH 18H to 1FH	8	*	*	*	0	0	1	0	0		
		9	*	*	*	0	0	1	0	0		
		A	*	*	*	0	1	1	1	0		
		B	*	*	*	0	1	1	1	0		
		C	*	*	*	0	1	1	1	0		
		D	*	*	*	1	1	1	1	1		
		E	*	*	*	0	0	0	0	0		
		F	*	*	*	0	0	0	0	0		

Unused		Character data	
1: Display			
0: Non-display			


It is possible to set a 5 × 8 character size in this system. In this case, use the *7H/*FH RAM. Note that the *7H/*FH data is inverted when a under-bar cursor is used.

Symbol Register

S1D12200 Series contains the symbol register which enable individual symbol setting for displaying on the screen.

Capacity of the symbol register is 120 bits and is capable of displaying up to 120 symbols.

Following shows relationship between the symbol register display patterns, RAM addresses and written data.



RAM address	Symbol Bits									
	D7									D0
60H-6BH	0	*	*	*	1	2	3	4	5	
	1	*	*	*	6	7	8	9	10	
	:	:								
	B	*	*	*	56	57	58	59	60	
70H-7BH	0	*	*	*	61	62	63	64	65	
	1	*	*	*	66	67	68	69	70	
	:	:								
	B	*	*	*	116	117	118	119	120	

Note: When the symbol is 1.5 times or more than the character, it is recommended to drive it using both COMS1 and COMS2.

Static Icon Ram




S1D12200 Series contains the static icon RAM for displaying the static icons in addition to the dynamic icons.

Capacity of static icon RAM is 10 bits (S1D12200/




12201/12202) or 20 bit (S1D12210) and is capable of displaying up to 5 icons (S1D12200/12201/12202) or 10 icons (S1D12210).

Following shows relationship between the static icons functions, static icon RAM addresses and written data.

< SEGSA, B, C, D, E >

Function	RAM address	Static icon data								Display
		D7							D0	
Display On/Off	20H	*	*	*	0	0	1	1	1	SEGSABCDE 
Blink On/Off	21H	*	*	*	1	0	0	0	1	 fBLINK 

< SEGSG, G, H, I, J >

Function	RAM address	Static icon data								Display
		D7							D0	
Display On/Off	22H	*	*	*	0	0	1	1	1	SEGSFGHIJ 
Blink On/Off	23H	*	*	*	1	0	0	0	1	 fBLINK 

*: Blank
 1: Display or blink on
 0: Display or blink off
 fBLINK: 1–2 Hz

Electronic Volume RAM (register)

S1D12200 Series contains the electronic volume function for controlling the liquid crystal drive voltage V5 and density of liquid crystal display. The electronic volume function enables to select one of 32 voltage status of the

liquid crystal drive voltage V5 by writing 5-bit data to the electronic volume RAM.


Following shows relationship between RAM addresses set by the electronic volume and written data.

Function	RAM address	Electronic volume data								Condition	V _{EV}
		D7							D0		
Electronic volume data	28H	*	*	*	0	0	0	0	0	0	V _{REG-0}
		*	*	*	0	0	0	0	1	1	V _{REG-α}
		*	*	*	0	0	0	0	0	0	V _{REG-2α}
		:								:	:
		:								:	:
		*	*	*	1	1	1	0	1	29	V _{REG-29α}
		*	*	*	1	1	1	1	0	30	V _{REG-30α}
	*	*	*	1	1	1	1	1	31	V _{REG-31α}	
	29H	*	*	*	*	*				For testing	

* : Blank
 Note : Do not use the address “29H”. It is for testing
 $\alpha = V_{REG}/150$

9. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Standard value	Unit
Power supply voltage (1)	V _{SS}	-6.0 to +0.3	V
Power supply voltage (2)	V ₅ , V _{out}	-7.0 to +0.3	V
Power supply voltage (3)	V ₁ , V ₂ , V ₃ , V ₄	V ₅ to +0.3	V
Input voltage	V _{IN}	V _{SS} -0.3 to +0.3	V
Output voltage	V _O	V _{SS} -0.3 to +0.3	V
Operating temperature	T _{opr}	-30 to +85	°C
Storage temperature	TCP	T _{str}	°C
	Bare chip		



- Notes:
1. All the voltage values are based on V_{DD} = 0 V.
 2. For voltages of V₁, V₂, V₃ and V₄, keep the condition of V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V₅ and V_{DD} ≥ V_{SS} ≥ V₅ ≥ V_{OUT} at all times.
 3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

10. DC CHARACTERISTICS

$V_{DD} = 0\text{ V}$, $V_{SS} = -3.6\text{ V}$ to -2.4 V , $T_a = -30$ to 85°C unless otherwise specified.

Item		Symbol	Condition	min	typ	max	Unit	Applicable pin
Power supply voltage (1)	Operatable	V _{SS}		-3.6	-3.0	-2.4	V	V _{SS}
	Data retain voltage			-3.6		-2.0		*1
Power supply voltage (2)	Operatable	V ₅		-7.0		-4.0	V	V ₅ *2
	Operatable	V ₁ , V ₂		$0.6 \times V_5$		V _{DD}	V	V ₁ , V ₂
	Operatable	V ₃ , V ₄		V ₅		$0.4 \times V_5$	V	V ₃ , V ₄
HIGH-level input voltage		V _{IHC}		$0.2 \times V_{SS}$		V _{DD}	V	*3
LOW-level input voltage		V _{ILC}		V _{SS}		$0.8 \times V_{SS}$	V	*3
Input leakage current		I _{LI}	V _{IN} = V _{DD} or V _{SS}	-1.0		1.0	μA	*3
LC driver ON resistance		R _{ON}	T _a =25°C V ₅ =-7.0V ΔV=0.1V		20	40	KΩ	COM, SEG *4
Static current consumption		I _{DDQ}			0.1	5.0	μA	V _{DD}
Dynamic current consumption	I _{DD}	Display state	V ₅ = -6 V without load			80	μA	V _{DD} *5
		Standby state	Oscillation ON, Power OFF, V _{SS} = -3V without load			20	μA	V _{DD}
		Sleep state	Oscillation OFF, Power OFF, V _{SS} = -3.0V			5	μA	V _{DD}
		Access state	f _{cyc} =200KHz, V _{SS} = -3.0V			500	μA	V _{DD} *6
Input pin capacity		C _{IN}	T _a =25°C f=1MHz		5.0	8.0	pF	*3

Frame frequency	f _{FR}	T _a =25°C V _{SS} =-3.0V	70	100	130	Hz	*10
External clock frequency	f _{ck}	Display of 2 lines		23.4		KHz	*10 *11
	f _{ck}	Display of 3 lines		33.8		KHz	*10 *11

Reset time	t _R		1.0			μs	*7
Reset pulse width	t _{RW}		10			μs	*8
Reset start time	t _{RES}		50			ns	*8

Dynamic system

Built-in power supply	Input voltage	V _{S1}		-2.3	-2.1	-1.9	V	*9
	Amplified voltage output voltage	V _{OUT}	When voltage is tripled	-6.9	-6.3	-5.7	V	V _{OUT}
	Voltage follower operating voltage	V ₅		-7.0		-4.0	V	
	Reference voltage	V _{REG}	T _a = 25°C	-2.06	-2.0	-1.94	V	

*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.

*2: When the voltage is Tripled, care must be paid to supply the voltage V_{SS} so that operating voltage of V_{OUT} and V₅ may not be exceeded.

*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{WR}}$ (E), P/S, IF

*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEG_n, SEG_S_n, COM_n or COM_S_n, and each power pin (V₁, V₂, V₃ or V₄). It is specified in the range of operating voltage (2).

$$R_{ON} = 0.1\text{ V} / \Delta I$$

(ΔI: Current flowing when 0.1 V is applied between the power and output)


*5: Applied if not access by the MPU during chara display and if the built-in power circuit and oscillator are operating.
 Display character:



*6: Current consumption when data is always written by f_{cyc} .
 The current consumption in the access state is almost proportional to the access frequency (f_{cyc}).
 When no access is made, only I_{DD} (I) occurs.

*7: t_R (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the S1D12200 usually enters the operating state after t_R .

*8: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than t_{RW} is entered.



*9: When operating the boosting circuit, the power supply V_{SS} must be used within the input voltage range.

*10: The f_{OSC} frequency of the oscillator circuit for internal circuit drive may differ from the f_{BST} boosting clock on some models. The following provides the relationship between the f_{OSC} frequency, f_{BST} boosting clock, and f_{FR} frame frequency.


$$f_{OSC} = (\text{No. of digits}) \times (1/\text{Duty}) \times f_{FR}$$

$$f_{BST} = (1/2) \times (1/\text{No. of digits}) \times f_{OSC}$$

*11: When performing the operations using an external clock, not taking advantage of the built-in oscillation circuit, input the waveforms indicated below. Meanwhile, while using an external clock but when clock inputs are not being made, fix it to "H". (Normal HIGH)


<Incase the external clock = f_{OSC} >

- Duty = $(t_h/t_{osc}) \times 100 = 20 \sim 30\%$
- $f_{OSC} = 1/t_{osc}$




<Incase the external clock = $4 \times f_{OSC}$ >

- Duty = $(t_h/t_{osc}) \times 100 = 50\%$
- $f_{OSC} = 1/t_{osc}$



11. TIMING CHARACTERISTICS

(1) MPU Bus Write Timing (80 series)




[Ta = -30 to 85°C, Vss = -3.6 V to -2.4 V]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, \overline{CS}	tAH8	Every timing is specified on the basis of 20% and 80% of Vss.	30	—	ns
Address setup time		tAW8		60	—	ns
\overline{CS} setup time		tAC8		0	—	ns
System cycle time	\overline{WR}	tCYC8		650	—	ns
Write LOW pulse width (Write)		tCCL		150	—	ns
Write HIGH pulse width (Write)		tCCH		450	—	ns
Data setup time	D0 to D7	tDS8		100	—	ns
Data hold time		tDH8		50	—	ns

[Ta = -30 to 85°C, Vss = -3.3 V to -2.7 V]


Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, \overline{CS}	tAH8	Every timing is specified on the basis of 20% and 80% of Vss.	10	—	ns
Address setup time		tAW8		60	—	ns
\overline{CS} setup time		tAC8		0	—	ns
System cycle time	\overline{WR}	tCYC8		500	—	ns
Write LOW pulse width (Write)		tCCL		100	—	ns
Write HIGH pulse width (Write)		tCCH		350	—	ns
Data setup time	D0 to D7	tDS8		100	—	ns
Data hold time		tDH8		20	—	ns

*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).



*2: tCCL is specified based on an overlap period of \overline{CS} and \overline{WR} LOW levels.

(2) MPU Bus Write Timing (68 series)




[Ta = -30 to 85°C, Vss = -3.6 V to -2.4 V]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address setup time	A0, \overline{CS}	t_{AW6}	Every timing is specified on the basis of 20% and 80% of Vss.	60	—	ns
Address hold time		t_{AH6}		30	—	ns
\overline{CS} setup time		t_{AC6}		0	—	ns
System cycle time	\overline{WR}	t_{CYC6}		650	—	ns
Enable LOW pulse width (Write)		t_{EWL}		150	—	ns
Enable HIGH pulse width (Write)		t_{EWH}		450	—	ns
Data setup time	D0 ~ D7	t_{DS6}	100	—	ns	
Data hold time		t_{DH6}	50	—	ns	

[Ta = -30 to 85°C, Vss = -3.3 V to -2.7 V]


Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address setup time	A0, CS	t_{AW6}	Every timing is specified on the basis of 20% and 80% of Vss.	60	—	ns
Address hold time		t_{AH6}		10	—	ns
\overline{CS} setup time		t_{AC6}		0	—	ns
System cycle time	\overline{WR}	t_{CYC6}		500	—	ns
Enable LOW pulse width (Write)		t_{EWL}		100	—	ns
Enable HIGH pulse width (Write)		t_{EWH}		350	—	ns
Data setup time	D0 to D7	t_{DS6}	100	—	ns	
Data hold time		t_{DH6}	20	—	ns	

*1: For the rise and fall of an input signal (t_r and t_f), set a value not exceeding 25ns (excluding RES input).



*2: t_{EWH} is specified based on an overlap period of CS LOW and E HIGH levels.


(3) Serial Interface



[Ta = -30 to 85°C, Vss = -3.6 V to -2.4 V]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tSCYC	Every timing is specified on the basis of 20% and 80% of Vss.	1000		ns
SCL HIGH pulse width		tSHW		300		ns
SCL LOW pulse width		tSLW		300		ns
Address setup time	A0	tsAS		50		ns
Address hold time		tsAH		300		ns
Data setup time	SI	tSDS		50		ns
Data hold time		tSDH		50		ns
CS-SCL time	CS	tCSS tCSH		150 700		ns ns


*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).




12. MPU INTERFACE (REFERENCE EXAMPLES)

The S1D12200 Series can be connected to the 80 series MPU and 68 series MPU. When a serial interface is used, the S1D12200 Series can be operated by less signal lines.


80 Series MPU



68 Series MPU




Serial Interface




S1D12200 Series

13. LCD CELL INTERFACE (REFERENCE)

12 columns by 3 lines, 5 × 8-dot matrix segments and symbols




12 columns by 2 lines, 5 × 8-dot matrix segments and symbols




S1D12200 Series

S1D12200 Series

12 columns by 2 lines, 5 × 8-dot matrix segments and symbols





12 columns by 2 lines, 5 × 8-dot matrix segments and symbols




S1D12200 Series

14. LCD DRIVE WAVEFORMS (B WAVEFORMS)




15. INSTRUCTION SETUP EXAMPLE (REFERENCE)

(1) Initial setup




(2) Display mode




- Notes
- 1) Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area must satisfy the following conditions (for RAM clear).
 - DDRAM: Write the 20H data (character code).
 - CGRAM: Write the 00H data (data '0').
 - Symbol register: Write the 00H data (data '0').
 As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not, unexpected display may result.
 - 2) Since it is specified based on rise characteristics of the booster, power control and voltage follower circuits, time to be set differs depending on external capacity. Be sure to set it after the external capacity is confirmed.
 - 3) A display of the dynamic drive series is turned on when the on command is input and the static icon is turned on using the static icon control command. To turn both on at the same time when the display is turned on, execute display on/off command and static icon control within 1 frame period.


(3-1) Selecting the Standby mode




(3-2) Releasing the Standby mode



(4-1) Selecting the Sleep mode



(4-2) Releasing the Sleep mode




Instruction Setup Example of S1D12200 series

- (1) Initial setup
- (2) display ON “EPSON”
- (3) Display ON the Icon
- (4) Standby Mode sequence
- (5) Releasing the Standby Mode sequence

<Diagram of S1D12200T**** and LCD Panel>

S1D12200 Series



(1) Initial setup

(1.1) VDD-VSS Power ON

(1.2) Power regulation

(1.3) Input of RESET signal

(1.4) Command Status

- Display ON/OFF :OFF
- Power save :OFF
- Power control :OFF
- System reset :OFF
- Electronic Volume :(0, 0, 0, 0, 0)
- Static display control :OFF
- Others are undefined.

(1.5) Waiting for 10μ sec or more

(1.6) Command Input: ((* indicates any command sequence.)

(a) System Setup command: CGRAM→Not use, 3lines, COM Left shift

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	0	0	1	0	0

(*) Electronic volume resister setup: Data→(0, 0, 0, 0, 0)

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0

(*) Power save command: PS→0, 0→1

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	0/1	0/1	1	0

(d) Power Control command: P, VF, VC→1

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	1	1	1

(e) (f) RAM address setup, Data writing

- RAM address setup: Set address is 30H

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	1	0	0	0	0

- Data writing: All data→20H (for 1 Line)

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0

- RAM address setup: Set address is 40H

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	0	0	0	0	0

- Data writing: All data→20H (for 2 line)

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0

- RAM address setup: Set address is 50H

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	1	0	0	0	0

• Data writing: All data →20H (for 3 Line)

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0

• End of Initialization

(2) Display ON “EPSON”

(2.1) RAM address setup command: 30H

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	1	0	0	0	0

(2.2) Data writing command: Writing “EPSON”


A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0	
1	0	0	1	0	0	0	1	0	1	E: 45H
1	0	0	1	0	1	0	0	0	0	P: 50H
1	0	0	1	0	1	0	0	1	1	S: 53H
1	0	0	1	0	0	1	1	1	1	O: 4FH
1	0	0	1	0	0	1	1	1	0	N: 4EH

(2.3) Waiting for 20ms or more

(2.4) Display ON/OFF control command: B, C→0, D→1

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0	0	1

Display ON 5×7 Dots “EPSON”



(3) Display ON The Icon: Valid in Standby mode only

(3.1) Display ON/OFF command: D→OFF

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0	0	0

(3.2) Static display control command: 1 ~ 2Hz Blink

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1
1	0	0	0	0	1	0	0	0	0


(3.3) Power save command: PS→ON, 0→ON

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	0/1	0/1	1	1

(3.4) Power control commands: P, VF, VC→OFF

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	0	0	0

Display ON the Icon



(4) Releasing the Standby Mode

(4.1) Power save command: PS→0, 0→1

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	0/1	0/1	1	0

(4.2) Power control commands: P, VF, VC→1

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	1	1	1

(4.3) Waiting for 20ms or more

(4.4) Display ON/OFF command: D→1

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0	0	1

END of Releasing the Standby mode


16. OPTION LIST

S1D12200 Series provides the optional functions as described in the following. Being adaptable to the customer’s optional demand, contact the Business Department of our company when installed.

- Our product name corresponding to a customer’s option is defined as shown below:

(Example)

S1D12200D**B*



1. Specification of Character Generator ROM (CGROM)

S1D12200 Series integrates a character generator ROM which can generate a maximum of 256 type characters. The size of these characters is composed of 5 × 7 (8) dots. Being a mask ROM, the S1D12200 Series CGROM is adaptable to the character generator ROM exclusive for the customer, too. For our standard CGROMs, refer to the Character Fonts Table.
2. Specification of Liquid Crystal Driver Voltage Bias Value.

S1D12200 Series integrates a liquid crystal driver voltage generator circuit. Its 5-volt potential is divided into resistance inside of IC to generate 1-V, 2-V, 3-V or 4-V potential as required for the liquid crystal driver. Further, the 1-V, 2-V, 3-V or 4-V potential is converted into impedance by a voltage follower to be supplied to the liquid crystal driver circuit. Either 1/5 or 1/4 bias value can be selected as demanded by the customer. Our standard bias value is preset to 1/5.
3. Specification of Reference Voltage of Liquid Crystal Driver Voltage Regulation Circuit.

S1D12200 Series integrates a voltage regulation circuit using a booster voltage as its power supply to generate 5V for the liquid crystal driver via the voltage regulation circuit. The voltage regulation circuit integrates a reference voltage regulator VREG. The customer can select a specification of using either the internal reference voltage or external VSS reference voltage. Our standard specification is preset to the internal reference voltage.

4. Power Supply to Booster Circuit

S1D12200 Series integrates a booster circuit. The customer can select a specification of using either the regulator output VS1 or VSS as the supply voltage to the booster circuit. Our standard specification is preset to the regulator output VS1.
5. External Clock Specifications

S1D12200 Series integrates an external clock terminal and there are two clock specifications, f and 4xf oscillation. Either of them can be selected on your request.

	Internal oscillation	External clock f osc.	External clock 4xf osc.
Standard	○	○	×
Optional	○	×	○

The standard external clock specification is set to fosc.

6. Reset Signal Input Polarity Specifications

S1D12200 Series inputs reset signal from the reset terminal using edge detection and I/F specification 80/68 series can be selected according to this signal level. RES input polarity can also be selected on your request.

RES input polarity	Type	
	Standard	Optional
⏏	68 series	80 series
⏏	80 series	68 series

⏏ is set to the 68 series and ⏏ to the 80 series as the standard RES input polarities.

7. Pad Layout Specifications of COMS1 Symbol Terminal

On S1D12200 Series, pad layout of COMS1 symbol terminal can be changed. COMS1 pad layout can be selected on your request.

	Standard	Optional
Pad No	Pad Name	Pad Name
65	COMS1	COM1
66	COM1	COM2
67	COM2	COM3
68	COM3	COM4
69	COM4	COM5
70	COM5	COM6
71	COM6	COM7
72	COM7	COM8
73	COM8	COMS1

Reference

S1D12200/12205/12400 Example of System Setup Depending on Mount Direction

	① Case1 (Chip Front) (80) SEG60 SEG1 S1D12*** COM1 COM32 (COM24, etc.) Front	② Case2 (Chip Rear) (80) SEG1 SEG60 S1D12*** COM1 COM32 (COM24, etc.) Rear	③ Case3 (Chip Front) (COM24, etc.) COM32 COM1 S1D12*** SEG1 SEG60 (80) Front	④ Case4 (Chip Rear) (COM24, etc.) COM32 COM1 S1D12*** SEG60 SEG1 (80) Rear
S1D12200	<ul style="list-style-type: none"> Unable to correspond with commands. Only able to correspond with custom fonts. 	<ul style="list-style-type: none"> System set S = 0 	<ul style="list-style-type: none"> System set S = 1 	<ul style="list-style-type: none"> Unable to correspond with commands. Only able to correspond with custom fonts.
S1D12205	<ul style="list-style-type: none"> System set S1 = 0 S2 = 1 (Horizontally-reversed) 	<ul style="list-style-type: none"> System set S1 = 0 S2 = 0 	<ul style="list-style-type: none"> System set S1 = 1 (Vertically-reversed) S2 = 0 	<ul style="list-style-type: none"> System set S1 = 1 (Vertically-reversed) S2 = 1 (Horizontally-reversed)
S1D12400	<ul style="list-style-type: none"> System set CS = 0 SS = 1 (SEG-reversed) <p>However, the input of DDRAM address of "S1D12***" from the first digit of the first line shall be 3FH and 3EH, in this order (as it is reversed in the unit of character).</p>	<ul style="list-style-type: none"> System set CS = 0 SS = 0 	<ul style="list-style-type: none"> System set CS = 1 (COM-reversed) SS = 0 	<ul style="list-style-type: none"> System set CS = 1 (COM-reversed) SS = 1 (SEG-reversed) <p>However, the input of DDRAM address of "S1D12***" from the first digit of the first line shall be 3FH and 3EH, in this order.</p>

S1D12200 Series

S1D12205 Series

Contents

1. DESCRIPTION	3-1
2. FEATURES	3-1
3. BLOCK DIAGRAM	3-2
4. PIN LAYOUT	3-3
5. PIN DESCRIPTION	3-6
6. FUNCTION DESCRIPTION	3-9
7. COMMAND	3-13
8. BUILT-IN MEMORIES	3-17
9. ABSOLUTE MAXIMUM RATINGS	3-25
10. DC CHARACTERISTICS	3-26
11. TIMING CHARACTERISTICS	3-28
12. MPU INTERFACES (REFERENCE)	3-31
13. LCD CELL INTERFACE	3-32
14. LCD DRIVE WAVEFORMS (B WAVEFORMS)	3-34
15. EXAMPLE OF INSTRUCTION SETUP (REFERENCE)	3-35
16. OPTION LIST	3-38
17. CAUTIONS	3-40

1. DESCRIPTION

The S1D12205 Series dot-matrix LCD Controller Driver receives 4-bit, 8-bit, or serial data from the microprocessor and displays up to 36 characters, four user-defined characters, and up to 120 symbols.


Up to 256 types of built-in character generator ROMs are provided. Each character font has a 5×8-dot structure. Also, the user-defined character RAM contains four 5×8-dot characters. In addition, a symbolic register can be used for flexible symbol display. The Driver featuring the very low power consumption can drive a handy terminal unit in either Sleep or Standby mode with the minimum power consumption.

2. FEATURES


- Built-in display data RAM
Can display up to 36 characters, 4 user-defined characters, and 120 symbols.
- Built-in CGROM (for 256-character display), CGRAM (for 4-character display), and symbol register (for 120 symbol display)
- No. of display columns by lines
Normal mode: (12 columns plus 4 signal segments) × 3 line + 120 symbols + 10 static symbols
Standby mode: 10 static symbols
- Built-in C&R oscillators

- Available external clock input
- HIGH-speed MPU interfaces
Interface to both 68- and 80-series MPUs
Support of 4/8-bit interface
- Support of serial interface
- Character font: 5×8 dots
- Duty ratio: 1/18, 1/26
- Simple command setup
- Built-in LCD drive power circuit: Power amp and regulator
- Built-in electronic controls
- Very low power consumption
30 μA (including the operating current of the built-in power supply during normal operation)
10 μA (Static icon display during Standby operation)
5 μA (Display off during Sleep operation)
- Power supplies
VDD – Vss: –1.7 to –3.6 V
VDD – V5: –3.0 to –6.0 V
- Wide operating temperature range: Ta=–30 to +85°C
- CMOS process
- Package design
Chip (Au bump): S1D12205D**B*
TCP: S1D12205T****
- This IC package is not designed to have a radiation or strong light resistance.

3. BLOCK DIAGRAM



4. PIN LAYOUT



S1D12205 Series

S1D12205D****

↑
CGROM pattern version number

Chip size: 7.85 × 1.97 mm
 Pad pitch: 90 μm (min)
 Chip thickness (Reference): 625 μm

Au bump specifications

Bump size:
 Pad Nos. 59 to 72, and 155 to 171: 78 μm × 59 μm
 Pad Nos. 1 to 58, and 73 to 154: 59 μm × 78 μm
 Bump height (Reference): 22.5 μm

Pad Center Coordinates

PAD		Coordinate		PAD		Coordinate	
No.	Name	X	Y	No.	Name	X	Y
1	Dummy	-3768	-822	44	Vss	1718	-822
2	Dummy	-3678		45	Vss	1808	
3	A0	-3349		46	C86	1973	
4	WR(E)	-3200		47	PS	2122	
5	CS	-3050		48	IF	2272	
6	D7(SI)	-2901		49	RES	2421	
7	D6(SCL)	-2751		50	CK	2571	
8	D5	-2602		51	VS1	2720	
9	D4	-2452		52	(FSA)	2893	
10	D3	-2303		53	(FSB)	3065	
11	D2	-2153		54	(FSC)	3237	
12	D1	-2004		55	(FS3)	3409	
13	D0	-1854		56	(VDD)	3589	
14	LE1	-1705		57	(VDD)	3678	
15	LE1	-1615		58	(VDD)	3768	
16	LE2	-1466		59	(FS2)	3758	-628
17	LE2	-1376		60	(FS1)		-456
18	VDD	-1286		61	(FS0)		-283
19	VDD	-1197		62	COMSA		-179
20	VSS	-1107		63	COMS1		-90
21	VSS	-1017		64	COM1		0
22	V5	-868		65	COM2		90
23	V5	-778		66	COM3		179
24	V4	-629		67	COM4		269
25	V4	-539		68	COM5		359
26	V3	-389		69	COM6		449
27	V3	-300		70	COM7		538
28	V1	-150		71	COM8		628
29	V1	-60		72	COMS1		718
30	(VREG1)	89		73	Dummy	3768	822
31	(VREG1)	179		74	Dummy	3678	
32	VREG2	328		75	SEGS1	3409	
33	VREG2	418		76	SEGS2	3320	
34	OCA	567		77	SEG1	3230	
35	OCA	657		78	SEG2	3140	
36	OCB	807		79	SEG3	3050	
37	OCB	896		80	SEG4	2961	
38	OCC	1046		81	SEG5	2871	
39	OCC	1136		82	SEG6	2781	
40	OCD	1285		83	SEG7	2692	
41	OCD	1375		84	SEG8	2602	
42	OCE	1524		85	SEG9	2512	
43	OCE	1614		86	SEG10	2423	

Note 1 : Set the pins VDD of Nos. 56 to 58 and the pins VRBG1 of Nos. 30 and 31 to the floating state.

2 : Since the pins FS* of Nos. 52 to 55 and 59 to 61 are for fuse adjustment, set them to the floating state.

PAD		Coordinate	
No.	Name	X	Y
87	SEG11	2333	822
88	SEG12	2243	
89	SEG13	2153	
90	SEG14	2064	
91	SEG15	1974	
92	SEG16	1884	
93	SEG17	1795	
94	SEG18	1705	
95	SEG19	1615	
96	SEG20	1526	
97	SEG21	1436	
98	SEG22	1346	
99	SEG23	1256	
100	SEG24	1167	
101	SEG25	1077	
102	SEG26	987	
103	SEG27	898	
104	SEG28	808	
105	SEG29	718	
106	SEG30	629	
107	SEG31	539	
108	SEG32	449	
109	SEG33	359	
110	SEG34	270	
111	SEG35	180	
112	SEG36	90	
113	SEG37	1	
114	SEG38	-89	
115	SEG39	-179	
116	SEG40	-268	
117	SEG41	-358	
118	SEG42	-448	
119	SEG43	-538	
120	SEG44	-627	
121	SEG45	-717	
122	SEG46	-807	
123	SEG47	-896	
124	SEG48	-986	
125	SEG49	-1076	
126	SEG50	-1165	
127	SEG51	-1255	
128	SEG52	-1345	
129	SEG53	-1435	

PAD		Coordinate	
No.	Name	X	Y
130	SEG54	-1524	822
131	SEG55	-1614	
132	SEG56	-1704	
133	SEG57	-1793	
134	SEG58	-1883	
135	SEG59	-1973	
136	SEG60	-2062	
137	SEGS4	-2152	
138	SEGS5	-2242	
139	Dummy	-2332	
140	Dummy	-2422	
141	Dummy	-2512	
142	COM24	-2602	
143	COM23	-2692	
144	COM22	-2781	
145	COM21	-2871	
146	COM20	-2961	
147	COM19	-3050	
148	COM18	-3140	
149	COM17	-3230	
150	COM16	-3320	
151	COM15	-3409	
152	Dummy	-3589	
153	Dummy	-3678	
154	Dummy	-3768	
155	COM14	-3758	718
156	COM13		628
157	COM12		538
158	COM11		449
159	COM10		359
160	COM9		269
161	COMS2		179
162	SEGSA		90
163	SEGSB		0
164	SEGSC		-90
165	SEGSD		-179
166	SEGSE		-269
167	SEGSE		-359
168	SEGSG		-449
169	SEGSH		-538
170	SEGSI		-628
171	SEGSJ		-718

S1D12205
Series

5. PIN DESCRIPTION

Power Supply Pins

Pin Name	I/O	Description	No. of Pins
V _{DD}	Power supply	Connects to the logic power supply. This is common to the V _{CC} power pin of the MPU.	1
V _{SS}	Power supply	0V power pin connected to system ground (GND)	2
V ₁ , V ₃ V ₄ , V ₅	Power supply	Multi-level LCD drive power supplies. A capacitor is required for external stabilization.	4
V _{S1}	O	Output pin of oscillator (OSC) power voltage. Do not connect any external load to this pin.	1

Notes: Two V_{SS} pins are provided. As they are commonly connected inside the IC, an input into any V_{SS} can be used if power impedance is LOW. To have the enough noise resistance, however, the V_{SS} power input from each pin is recommended.

LCD Power Pins

Pin Name	I/O	Description	No. of Pins
V _{REG2}	O	Output pins of LCD voltage and amp source power supplies. A capacitor is required for stabilization.	1
OCA OCB OCC OCD OCE	O	A voltage capacitor pin. A capacitor is required for amplification.	5

LED Drive Terminal

Pin Name	I/O	Description	No. of Pins
$\overline{\text{LE}}1$ LE2	O	An Nch open drain output terminal to drive the LED. Connects to the LED cathode.	2

System Bus Connector Pins

Pin Name	I/O	Description	No. of Pins																																																																		
D7(SI) D6(SCL) D5 to D0	I	<p>An 8-bit input data bus to be connected to the standard 8- or 16-bit MPU data bus. Pins D7 and D6 function as the serial data and clock inputs respectively if PS is logical low.</p> <table border="1"> <thead> <tr> <th>PS</th> <th>C86</th> <th>IF</th> <th>D7</th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3 to D0</th> <th>\overline{CS}</th> <th>A0</th> <th>\overline{WR}</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>—</td> <td>—</td> <td>SI</td> <td>SCL</td> <td>OPEN</td> <td>OPEN</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>—</td> </tr> <tr> <td>HIGH</td> <td>HIGH</td> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3-D0</td> <td>\overline{CS}</td> <td>A0</td> <td>E</td> </tr> <tr> <td>HIGH</td> <td>HIGH</td> <td>LOW</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>E</td> </tr> <tr> <td>HIGH</td> <td>LOW</td> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3-D0</td> <td>\overline{CS}</td> <td>A0</td> <td>\overline{WR}</td> </tr> <tr> <td>HIGH</td> <td>LOW</td> <td>LOW</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>\overline{WR}</td> </tr> </tbody> </table> <p>Open : May be open. However, the potential is recommended to fix to have better noise-resistance characteristics. - : May be HIGH or LOW. However, the potential must be fixed.</p>	PS	C86	IF	D7	D6	D5	D4	D3 to D0	\overline{CS}	A0	\overline{WR}	LOW	—	—	SI	SCL	OPEN	OPEN	OPEN	\overline{CS}	A0	—	HIGH	HIGH	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	E	HIGH	HIGH	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	E	HIGH	LOW	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}	HIGH	LOW	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	\overline{WR}	8
PS	C86	IF	D7	D6	D5	D4	D3 to D0	\overline{CS}	A0	\overline{WR}																																																											
LOW	—	—	SI	SCL	OPEN	OPEN	OPEN	\overline{CS}	A0	—																																																											
HIGH	HIGH	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	E																																																											
HIGH	HIGH	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	E																																																											
HIGH	LOW	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}																																																											
HIGH	LOW	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	\overline{WR}																																																											
A0	I	<p>Usually, the most significant bit of MPU address bus is connected to identify data or command. 0: Indicates D0 to D7 are command. 1: Indicates D0 to D7 are display data.</p>	1																																																																		
\overline{RES}	I	Initializes when \overline{RES} is set to LOW. The system is reset at \overline{RES} signal level.	1																																																																		
\overline{CS}	I	A Chip Select signal. The address bus signal is decoded and entered. This is valid when LOW.	1																																																																		
\overline{WR}	I	<ul style="list-style-type: none"> - When an 80-series MPU is connected Active LOW. The \overline{WR} signal of 80-series MPU is connected. The data bus signal is fetched at the rising edge of \overline{WR} signal. - When a 68-series MPU is connected Active HIGH. Used as an Enable Clock input of 68-series MPU. The data bus signal is fetched at the falling edge of \overline{WR} signal. 	1																																																																		
PS	I	<p>A switching pin between serial data input and parallel data input.</p> <table border="1"> <thead> <tr> <th>P/S</th> <th>Chip select</th> <th>Data/Command</th> <th>Data</th> <th>Serial Clock</th> </tr> </thead> <tbody> <tr> <td>HIGH</td> <td>\overline{CS}</td> <td>A0</td> <td>D0 to D7</td> <td>—</td> </tr> <tr> <td>LOW</td> <td>\overline{CS}</td> <td>A0</td> <td>SI</td> <td>SCL</td> </tr> </tbody> </table>	P/S	Chip select	Data/Command	Data	Serial Clock	HIGH	\overline{CS}	A0	D0 to D7	—	LOW	\overline{CS}	A0	SI	SCL	1																																																			
P/S	Chip select	Data/Command	Data	Serial Clock																																																																	
HIGH	\overline{CS}	A0	D0 to D7	—																																																																	
LOW	\overline{CS}	A0	SI	SCL																																																																	
IF	I	<p>An interface data length select pin during parallel data input. - 8-bit parallel input if IF=HIGH - 4-bit parallel input if IF=LOW This pin is connected to V_{DD} or V_{SS} if PS=LOW.</p>	1																																																																		
C86	I	<p>An MPU interface switch pin. - 68-series MPU interface if C86=HIGH - 80-series MPU interface if C86=LOW This pin is connected to V_{DD} or V_{SS} if PS=LOW.</p>	1																																																																		
\overline{CK}	I	<p>An external clock input pin. It must be fixed to HIGH to use the internal oscillator. To use an external clock input, turn the internal oscillator OFF by issuing the command.</p>	1																																																																		

LCD Driver Signals

Dynamic drive pins

Pin Name	I/O	Description	No. of Pins
COM1 to COM24	O	Common signal output pins (for character display)	24
COMS1, COMS2	O	Common signal output pins (for non-character display) COMS1, COMS2: Common outputs for symbol display	3
SEG1 to SEG60	O	Segment signal output pins (for character display)	60
SEGS1, 2, 4, 5	O	Segment signal output pins (for non-character display) SEGS1, 2, 4, 5: Segment outputs for signal output	4

Note: As the same COMS1 signal is output at two pins, one of them must be used.

Static drive pins

Pin Name	I/O	Description	No. of Pins
COMSA	O	Common signal output pin (for icon display)	1
SEGSA, B, C, D, E, F, G, H, I, J	O	Segment signal output pin (for icon display)	10

Notes: We recommend to separate LCD panel electrodes of static drive pins from those of dynamic drive pins. If these patterns are closely located, the LCD and its electrodes may be deteriorated.

6. FUNCTION DESCRIPTION

MPU Interfaces

Interface type selection

Table 1

PS	Type	\overline{CS}	A0	\overline{WR}	SI	SCL	D0 to D7
HIGH	Parallel input	\overline{CS}	A0	\overline{WR}	–	–	D0 to D7
LOW	Serial input	\overline{CS}	A0	HIGH, LOW	SI	SCL	–

The S1D12205 Series has the C86 pin for MPU selection. If the parallel input is selected (PS=HIGH), it can be connected directly to the 80-series or 68-series MPU by

The S1D12205 Series can transfer data via the 4- or 8-bit data bus or via the serial data input (SI). The parallel or serial data input can be selected by setting the PS pin to HIGH or LOW (see Table 1).


setting the C86 pin to HIGH or LOW (see Table 2). Also, the 8-bit or 4-bit data bus can be selected by the IF pin signal.

Table 2

C86 pin signal	Type	A0	\overline{WR}	\overline{CS}	D0 to D7
LOW	80 series	A0	\overline{WR}	\overline{CS}	D0 to D7
HIGH	68 series	A0	E	\overline{CS}	D0 to D7

Interface to 4-bit MPU

If the 4-bit interface is selected (IF=LOW), the 8-bit command and data, and its address are transferred in two times.



Note: During continuous writing, the write time greater than the system cycle time (tcyc) must be set before the subsequent write operation.

Serial interface

The serial interface consists of an 8-bit shift register and a 3-bit counter. During chip select (\overline{CS} =LOW), an SI input and an SCL input can be accepted. During no chip select (\overline{CS} =HIGH), the shift register and counter is initialized (reset).

Serial data of D7 to D0 are fetched in this order from the serial data input pin (SI) at the rising edge of serial clock. The data is converted into 8-bit parallel data at the rising edge of the eighth serial clock.

The serial data input (SI) is identified to have the display data or command by the A0 input. It is display data if

A0=HIGH, and it is command if A0=LOW.

The A0 input is fetched and identified at the rising edge of "8 × n-th" serial clock (SCL). Figure 1 shows a serial interface timing chart.

The SCL signals must be well protected from the far-end reflection and ambient noise due to increased line length. The operation checkout on the actual machine is recommended.

Also, we recommend to repeat periodical command writing and status refreshing to avoid a malfunction due to noise.




Figure 1

Data bus signal identification

The S1D12205 Series identifies the data bus based on a combination of A0, \overline{WR} and E signals as defined on Table 3.

Table 3

Common	68 Series	80 Series	Function
A0	E	\overline{WR}	
1	1	0	Writes to the RAM and symbol register.
0	1	0	Writes to the internal (commands) register.

Chip Select

The S1D12205 Series has an Chip Select pin (\overline{CS}) to allow an MPU interface input only if \overline{CS} =LOW. During no chip select status, all of D0 to D7, A0, \overline{WR} , SI and SCL inputs are made invalid. If the serial input interface is selected, the shift register and counter are reset. However, the Reset signal is entered independent from the \overline{CS} status.


consumption generates the required LCD drive voltages. The power circuit consists of an booster and a voltage regulator.

Booster Circuit

When the capacitors are connected to the OCA, OCB, OCC, OCD, OCE, VREG2 pins, the LCD drive voltages are generated. As the booster uses the signals from the oscillator, the oscillator or an external clock must be operating. The following provides the potential relationship.

Power Circuit

The built-in power circuit featuring the low power



Voltage regulator

- Voltage regulator using the electronic control function
Use the electronic control function and set the voltages appropriate to the LCD panel driving.
When a 5-bit data is set in the electronic control register, one of 32-state voltages can be set for LCD driving. Before using the electronic control function, turn ON the power circuit by issuing the power control command.
The following explains how to calculate the voltages using the electronic control function.

$$V_5 = 4 \times V_{EV}$$

Conditions:

$$V_{EV} = V_{REG2} - X$$

where,

$$X = n\alpha \quad (n=0, 1, \dots, 31)$$

$$\alpha = V_{REG2}/95$$


No.	Electronic control register	X	V ₅
0	(0, 0, 0, 0, 0)	0	Large
1	(0, 0, 0, 0, 1)	1 α	•
2	(0, 0, 0, 1, 0)	2 α	•
3	(0, 0, 0, 1, 1)	3 α	•
•	•	•	•
•	•	•	•
30	(1, 1, 1, 1, 0)	n-1 α	•
31	(1, 1, 1, 1, 1)	n α	Small

This is reference voltage for the liquid crystal drive power circuit. The VREG2 has a temperature characteristics of about -0.05%/deg.

External unit connection examples

An external voltage regulation capacitor must be connected to the LCD power pin. The LCD drive voltages are fixed to 1/4 biasing.

1/4 bias example



Note: We recommend to display the capacitance appropriate to the LCD panel size and set up the capacitance by observing the drive signal waveforms.

Reference set value: (0.1~1.0 μ F)

Power Save mode

The S1D12205 Series supports the Standby and Sleep modes to save the power consumption during system idling.

- Standby mode
The Standby mode is selected or released by the Power Save command. During Standby mode, only the static icon is displayed.
 1. LCD display outputs
COM1 to COM16, COMS1, COMS2:
VDD level
SEG1 to SEG60, SEGS1, 2, 4, 5:
VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA:
Can light by static drive
Use the Static Icon RAM to display the static icon with SEGSA, B, C, D, E, F, G, H, I, J and COMSA.
 2. DDRAM, CGRAM and symbol register
Their write contents do not change. The contents are kept regardless of Standby mode selection or release.
 3. The operation mode before selection of Standby mode is kept.
The internal circuits for dynamic display are stopped.
 4. Oscillator
The oscillator must be turned ON for static display.
- Sleep mode
To select the Sleep mode, turn OFF the power circuit and oscillator by issuing the command, and clear all data of Static Icon register to zero. Then, issue the Power Save command. The system power consumption will be minimized to almost the stopped status.
 1. LCD display outputs
COM1 to COM16, COMS1, COMS2:
VDD level
SEG1 to SEG60, SEGS1, 2, 4, 5:
VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA:
Clear all data of Static Icon register to zero.
 2. DDRAM, CGRAM and symbol register
Their write contents do not change. The contents are kept regardless of Standby mode selection or release.
 3. The operation mode before selection of Standby mode is kept.
All internal circuits are stopped.
 4. Oscillator
Turn OFF the built-in power supply and oscillator by issuing the Power Save and power control commands.

Reset Circuit

When the $\overline{\text{RES}}$ input is made active, this LSI is initialized.

- Initialization status

- (1) Display ON/OFF control

- C=0: Cursor off
- B=0: Blink off
- DC=0: Normal display
- D=0: Display off

- (2) Power save

- O=0: Oscillating circuit off
- PS=0: Power save off

- (3) Power control

- P=0: Power circuit off

- (4) System set

- N=0: 3 lines
- S2, S1=0: Direction of normal display
- CG=0: CGRAM unused

- (5) Electronic control

- Address: 28H
- Data: (0,0,0,0,0)

- (6) Static icon

- Address: 20H to 23H

- Data: (0,0,0,0,0)

- (7) LED register

- Address: 2AH
- Data: (0,0,0,0,0)

- (8) CG RAM, DD RAM and symbol register

- Address: 00H to 1FH, 30H to 7CH
- Data: Must be initialized by MPU after reset input because of being indefinite.

Connect the $\overline{\text{RES}}$ terminal to the MPU reset terminal as described in “6-1 MPU Interface”, and execute initialization simultaneously with the MPU. However, if the MPU bus and port are put into HIGH impedance for a certain time period by resetting, perform reset input to the S1D12205 Series after the input to the S1D12205 Series has been determined. When the $\overline{\text{RES}}$ terminal becomes LOW, each register is cleared and the above setup is established. If initialization by the $\overline{\text{RES}}$ terminal is not performed when power voltage is applied, resetting may be disabled.

7. COMMAND

Table 4 lists the supported commands. The S1D12205 Series identifies a data bus by a combination of A0, \overline{WR} and E signals. It features HIGH-speed processing as the

commands are analyzed and executed in the internal timing only.

- Command outline

Table 4


Command type	Command name	A0	\overline{WR}
Display control instruction	Cursor Home	0	0
	Display On/Off Control	0	0
Power control	Power Save	0	0
	Power Control	0	0
System setup	System Setup	0	0
Address control instruction	Address Setup	0	0
Data input instruction	Data Write	1	0

As the execution time of each instruction depends on the internal processing time of the S1D12205 Series, an enough time greater than the system cycle time (tcyc) must be assigned for continuous instruction execution.

- Explanation of commands


(1) Cursor Home

The Cursor Home command presets the Address counter to 30H, and shifts the cursor to column 1 of line 1 if Cursor Display is ON.



(2) Display On/Off Control

The Display On/Off Control command sets the LCD character and cursor display.




- D=0: Turns the display off.
- D=1: Turns the display on.
- DC=0: Selects the standard size display.
- DC=1: Selects the double-height vertical display.
- B=0: Turns cursor blinking off.
- B=1: Turns cursor blinking on.

During blinking, the cursor character is alternately displayed normally and reversely. The normal and reverse display is repeated approximately every one second.

- C=0: Does not display the cursor.
- C=1: Displays the cursor.

The following provides the relationship between the C and B registers and cursor display.


C	B	Cursor display
0	0	Not displayed
0	1	Not displayed
1	0	Underbar cursor
1	1	Alternate character display normally and reversely



The cursor display position is indicated by the address counter. Accordingly, to move the cursor, change the address counter value by automatic increment by writing the RAM address set command or RAM data.


The following shows the relationship between the DC resistor and display:

(1) N=0 (1/26 duty)



The character on the 3rd line will be displayed in double size on the second and third lines by setting DC=1.


(2) N=1 (1/18 duty)



The character on the 1st line will be displayed in double size on the first and second lines by setting DC=1.

(3) Power Save

The Power Save command controls the oscillator and sets or releases the Sleep mode.




* : Don't Care

- PS=0: Turns the Power Save on. (Release)
- PS=1: Turns the Power Save off. (Select)
- O=0: Turn the oscillator off. (Stop oscillation)
- O=1: Turns the oscillator on. (Oscillation)

(4) Power Control

The Power Control command controls the built-in power circuit operations.




* : Don't Care

- P=0: Turns the power circuit off.
- P=1: Turns the power circuit on.
- Note: The oscillator must be operating to operate the voltage amp.

(5) System Reset


The System Reset command sets the display direction, the display line, and the use or no use of CGRAM. This command must first be executed after the power-on or reset.




* : Don't Care

- N=0: Displays 3 lines. (1/26 duty)
- N=1: Displays 2 lines. (1/18 duty)
- S2=0: Normal display
- S2=1: Right and left reverse display
- S1=0: Normal display
- S1=1: Top and bottom reverse display
- CG=0: Does not use the CGRAM.
- CG=1: Uses the CGRAM.


(1) Normal display




(2) Horizontal flipping



(3) Vertical flipping




(4) Horizontal vertical flipping



(6) RAM Address Setup

The RAM Address Setup command sets an address into the Address counter to write data into DDRAM, CGRAM and Symbol register. When the cursor display is ON, the cursor is located at a position corresponding to the DDRAM address set by this command.



* : Don't Care

- ① The 00H to 7FH address length can be set. To write data in the RAM, set the data write address by this command. When the subsequent data is written continuously, the address is automatically incremented.


RAM map

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00H	CGRAM (00H)							CGRAM (01H)								
10H	CGRAM (02H)							CGRAM (03H)								
20H	SI1	SI2	Unused				EV	TEST	LED	Unused						
30H	DDRAM line 1								For signals			Unused				
40H	DDRAM line 2											Unused				
50H	DDRAM line 3											Unused				
60H	Symbol register												Unused			
70H	Symbol register												Unused			

SI : Static Icon register
 EV : Electronic Control register
 TEST : Test register
 (Do not use in normal operations.)

LED : LED register
 For signals : SEGS1, 2, 4, 5
 Symbol register : COMS1, COMS2

(7) Data Write




* : Don't Care

- ① This command writes data in the DDRAM, CGRAM or Symbol register.
- ② When this command is executed, the Address counter is incremented by 1 automatically. This allows continuous data writing.

Data write example:

The following gives an example to write a single line of data continuously.



Note: Assign an enough time greater than "tcyc" before executing the next instruction.

Table 4 S1D12205 Series command list

Command	Code										Function	
	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0		
(1) Cursor Home	0	0	0	0	0	1	*	*	*	*	Shifts the cursor to its home position.	
(2) Display On/Off Control	0	0	0	0	1	1	C	B	DC	D	Turns on or off the cursor, cursor blinking, double-size display, and data display. C=1: Cursor ON; C=0: Cursor OFF B=1: Blinking ON; B=0: Blinking OFF DC=1: Double-size display; DC=0: Normal display D=1: Display ON; D=0: Display OFF	
(3) Power Save	0	0	0	1	0	0	*	*	0	PS	Turns on or off the Power Save mode and oscillator. PS=1: Power Save ON; PS=0: Power Save OFF O=1: OSC ON; O=0: OSC OFF	
(4) Power Control	0	0	0	1	0	1	0	0	0	P	Turns on or off the built-in power circuit and voltage follower capacity, and sets the amp frequency. P=1: Power circuit ON; P=0: Power circuit OFF	
(5) System Reset	0	0	0	1	1	0	N	S2	S1	CG	Sets the use or no use of CGRAM and the display direction. N=0: 3-line display; N=1: 2-line display CG=1: Use of CGRAM; CG=0: No use of CGRAM S2=0, S1=0: Normal display S2=0, S1=1: Top and bottom reverse display S2=1, S1=0: Right and left reverse display S2=1, S1=1: 180-degree rotation display	
(6) RAM Address Setup	0	0	1	ADDRESS							Sets an address of DDRAM, CGRAM or Symbol register.	
(7) RAM Write	1	0	DATA							Writes data in the DDRAM, CGRAM or Symbol register.		
(8) NOP	0	0	0	0	0	0	0	0	0	0	This is a non-operation command.	
(9) Test Mode	0	0	0	0	0	0	*	*	*	*	This is an IC chip test command. Do not use in normal operations.	

8. BUILT-IN MEMORIES

Character Generator ROM (CGROM)

The S1D12205 Series contains up to 126 types of CGROMs. Each character has a 5×8-dot structure. Tables 5 to 8 defines the S1D12205D**** character codes. Four characters (00H to 03H) of character codes are used for the CGROM or CGRAM by the System Setup command.

The S1D12205's CGROM is a mask ROM and it can be used as a custom CGROM. Consult to our sales agency for details.

The CGROM versions are identified as follows:

Example: S1D12205D00B*

↑
CGROM pattern code

Table 5 S1D12205D10B*

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Cord	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																

Table 6 S1D12205D11B*

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	1	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	2	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	3	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	4	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	5	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	6	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	7	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	8	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	9	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	A	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	B	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	C	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	D	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	E	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	F	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]

S1D12205 Series

Table 7 S1D12205D16B*

		Lower 4 Bit of Code																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Higher 4 Bit of Code	0																	
	1																	
	2																	
	3																	
	4																	
	5																	
	6																	
	7																	
	8																	
	9																	
	A																	
	B																	
	C																	
	D																	
	E																	
	F																	

Character Generator RAM (CGRAM)

The S1D12205 Series has a built-in CGRAM to program user-defined character patterns for highly flexible signal and character display.

Issue the System Setup command to use the CGRAM. The CGRAM has the 160-bit storage capacity, and it can

store up to four 5×8-dot character patterns.

The following provides the relationship between CGRAM character patterns and CGRAM addresses and character codes.

Character Code	RAM Address	CGRAM Data								Character Display	Signal Display	
		D7							D0	SEG	SEGS	
00H	00H to 07H	0	*	*	*	0	1	1	1	1		
		1	*	*	*	1	0	0	0	0		
		2	*	*	*	1	0	0	0	0		
		3	*	*	*	0	1	1	1	1		
		4	*	*	*	0	0	0	0	1		
		5	*	*	*	0	0	0	0	1		
		6	*	*	*	1	1	1	1	0		
		7	*	*	*	0	0	0	0	0		
01H	08H to 0FH	8	*	*	*	0	0	1	0	0		
		9	*	*	*	0	0	1	0	0		
		A	*	*	*	0	1	1	1	0		
		B	*	*	*	0	1	1	1	0		
		C	*	*	*	0	1	1	1	0		
		D	*	*	*	1	1	1	1	1		
		E	*	*	*	1	1	1	1	1		
		F	*	*	*	0	0	0	0	0		

D7 to D5: Un used
 D4 to D0: Character data (1 for display; 0 for no display)


The 5×8-dot character size can also be set. To do so, use the *7H and *FH RAM addresses. However, the *7H and *FH data is reversed if the underbar cursor is used.

S1D12205 Series

Symbol Register

The S1D12205 Series has a built-in Symbol register to allow separate symbol setup on the display panel. The Symbol register has the 120-bit storage capacity, and it can display 120 symbols. Also, the S1D12205 Series contains a Blink register for every 5-dot blinking.

The following provides the relationship between the Symbol register display patterns, RAM addresses and write data.



RAM Address		Corresponding symbol bits							
		D7	D6	D5	D4	D3	D2	D1	D0
60H to 6BH	0	*	*	BL1	1	2	3	4	5
	1	*	*	BL2	6	7	8	9	10
	:	:							
	B	*	*	BL12	56	57	58	59	60
70H to 7BH	0	*	*	BL13	61	62	63	64	65
	1	*	*	BL14	66	67	68	69	70
	:	:							
	B	*	*	BL24	116	117	118	119	120

BL1 to BL24: Blinking setup (0 for no blinking; 1 for blinking)

Note: If the symbol size is 1.5 times greater than other dots, we recommend to divide and drive the SEG* and COMS1 and COMS2 separately.

Static Icon RAM

The S1D12205 Series has a built-in Static Icon RAM to display a static icon separately from the dynamic icon. The Static Icon RAM has the 20-bit storage capacity, and

it can display 10 icons. The following provides the relationship between the static icon functions and the static icon, RAM address and write data.

(SEGSA, B, C, D, E)

Function	RAM Address	Static Icon Data								Display
		D7 ————— D0								
Display ON/OFF	20H	*	*	*	0	0	1	1	1	
Blink ON/OFF	21H	*	*	*	1	0	0	0	1	

(SEGSF, G, H, I, J)

Function	RAM Address	Static Icon Data								Display
		D7 ————— D0								
Display ON/OFF	22H	*	*	*	0	0	1	1	1	
Blink ON/OFF	23H	*	*	*	1	0	0	0	1	

- * : Unused
- 1 : Display or blinking
- 0 : No display or no blinking
- f BLINK : 1 to 2Hz

S1D12205 Series

Electronic Control RAM (Register)

The S1D12205 SERIES has the electronic control functions to control LCD drive voltages and to adjust the LCD display density. One of 32-state LCD voltages can be selected when the 5-bit data is written in the Electronic

Control RAM.

The following provides the relationship between the RAM address and write data by electronic control setup.

Function	RAM Address	Electronic Control Data								Status	V _{EV}	
		D7					D0					
Electronic Control	28H	*	*	*	0	0	0	0	0	0	0	V _{REG-0}
		*	*	*	0	0	0	0	1	1	1	V _{REG-α}
		*	*	*	0	0	0	1	0	2	2	V _{REG-2α}
		⋮								⋮	⋮	
		*	*	*	1	1	1	0	1	29	29	V _{REG-29α}
		*	*	*	1	1	1	1	0	30	30	V _{REG-30α}
	*	*	*	1	1	1	1	1	31	31	V _{REG-31α}	
	29H	*	*	*	*	*					For test	

* : Unused

α : α=V_{REG}/95 (1/4biased)

Note: Do not use address 29H as it can be used for IC chip test only.

LED RAM (Register)

The S1D12205 Series has the LED drive functions to drive the LCD by controlling the $\overline{LE1}$ and $\overline{LE2}$ pins.

The following provides the relationship between the RAM address and write data by LED register setup.

Function	RAM Address	LED Register Data							
		D7				D3	D2	D1	D0
LED ON/OFF Timer	2AH	*	*	*	*	TIM2	TIM1	LED2	LED1

* : Unused


The following defines the $\overline{LE1}$ and $\overline{LE2}$ pin state depending on the TIM1, TIM2, LED1 and LED2 set values.

LED Register Set Value		Output Status ($\overline{LE1}$, $\overline{LE2}$)
TIM2 TIM1	LED2 LED1	
0	0	\overline{LE} = HIGH impedance
0	1	\overline{LE} = LOW
1	0	Keeps \overline{LE} LOW approximately 15 sec after input of Display ON command.
1	1	\overline{LE} = LOW

Note: When this function is used, minimize power supply and power cable impedance to avoid IC misoperation due to large current.

9. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Power voltage (1)	V _{SS}	-0.6 to +0.3	V
Power voltage (2)	V ₅	-7.0 to +0.3	V
Power voltage (3)	V ₁ , V ₂ , V ₃ , V ₄	V ₅ to +0.3	V
Input voltage	V _{IN}	V _{SS} -0.3 to +0.3	V
Output voltage	V _O	V _{SS} -0.3 to +0.3	V
Operating temperature	T _{opr}	-30 to +85	°C
Storage temperature	TCP	T _{str}	°C
	Bare chip		



- Notes:
1. All voltages are referenced to V_{DD}=0 V.
 2. The following voltage levels must always be satisfied:
V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄, and V_{DD} ≥ V_{SS} ≥ V₅
 3. If the LSI is used beyond the maximum absolute rating, the LSI may be destroyed permanently. The LSI should meet the electric characteristics during normal operations. If not, the LSI may be malfunction or the LSI reliability may be lost.

10. DC CHARACTERISTICS

(V_{SS} = -3.6 to -1.7 V, Ta = -30 to +85°C unless otherwise noted.)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Pin	
Power voltage (1)	Operable Data hold voltage	V _{SS}	1/4 bias	-3.6	-3.0	-1.7	V	V _{SS}
			1/5 bias	-3.6	-3.0	-2.7		
Power voltage (2)	Operable	V ₅		-6.0		-3.0	V	V ₅
	Operable	V ₁ , V ₂		0.5 × V ₅		V _{DD}	V	V ₁ , V ₂
	Operable	V ₃ , V ₄		V ₅		0.5 × V ₅	V	V ₃ , V ₄
HIGH input voltage	V _{IHC}		0.2 × V _{SS}		V _{DD}	V	*2	
LOW input voltage	V _{ILC}		V _{SS}		0.8 × V _{DD}	V	*2	
Input leakage current	I _{LI}	V _{IN} = V _{DD} or V _{SS}	-1.0		1.0	μA	*2	
LCD driver ON resistance	R _{ON} (LCD)	Ta=25°C ΔV=0.1V						V ₅ =-5.0V
LED driver ON resistance	R _{ON} (LED)	V _{SS} =-3.0V I _{OL} =10mA						
Static current consumption	I _{DDQ}			0.1	5.0	μA	V _{DD}	
Dynamic current consumption	I _{DD}	During display	V ₅ = -5V; No loading V _{SS} =-1.8V		20	30	μA	V _{DD} *4
		During display	V ₅ = -5V; No loading V _{SS} =-3.0V		30	45	μA	V _{DD} *4
		During standby	OSC On; PWR off No loading; V _{SS} =-3.0V		10	15	μA	V _{DD}
		During sleep	OSC Off; PWR off No loading; V _{SS} =-3.0V		0.1	5	μA	V _{DD}
		During access	f _{cyc} =200KHz V _{SS} =-3.0V		150	300	μA	V _{DD} *5
Input pin capacity	C _{IN}	Ta=25°C, f=1MHz		8.0	10.0	pF	*3	

Frame frequency	f _{FR}	Ta = 25°C, V _{SS} = -3.0V	70	100	130	Hz	*8
External clock frequency	f _{CK}			33.8		kHz	*8, *9

Reset time	t _R		1.0			μs	*6
Reset pulse width	t _{RW}		10			μs	*6
Reset start time	t _{RES}		50			ns	*7

Dynamic system:

Built-in power supply	Amp output voltage	V ₅	Ta = 25°C (during 1/4 bias)	4 × V _{REG2}			V	
	Reference voltage	V _{REG2}	Ta = 25°C (during 1/4 bias)	-1.55	-1.5	-1.45	V	

*1 Although the wide operating character range is guaranteed, a quick and excessive voltage variation may not be guaranteed during access by the MPU. The low-voltage data hold characteristics are valid during Sleep mode. No access by the MPU is allowed during this time.

*2 D0 to D5, D6 (SCL), D7 (SI), A0, \overline{RES} , \overline{CS} , \overline{WR} (E), PS, IF, C86


*3 The resistance if a 0.1-volt voltage is supplied between the SEGn, SEGSn, COMn or COMSn output pin and each power pin (V1, V2, V3 or V4). It is defined within power voltage (2).

$$R_{ON} = 0.1V/\Delta I$$

where, ΔI is current that flows when the 0.1-volt voltage is supplied between the power supply and output.

*4 Applied if not accessed by the MPU during character display and if the built-in power circuit and oscillator are operating.


Display character:



*5 Current consumption is always written in “fcyc”. The current consumption during access is roughly proportional to the access frequency (fcyc).

*6 The “tr” (reset time) indicates a time period from the rising edge of \overline{RES} signal to the completion of internal circuit reset. Therefore, the S1D12205 Series enters the normal operation status after “tr”.

*7 Defines the minimum pulse width of \overline{RES} signal. A pulse width greater than “trw” must be entered for reset.



All signal timings are based on 20% and 80% of Vss.

*8 The following provides the relationship between the oscillator frequency (fOSC) for built-in circuit driving and the frame frequency (fFR).

$$f_{OSC} = 13 \times 26 \times f_{FR} \text{ (3-line display)}$$

$$= 13 \times 18 \times f_{FR} \text{ (2-line display)}$$


<Reference>

$$f_{BLK} = (1/128) \times f_{FR}$$

*9 Enter the waveforms in 40% to 60% duty to use an external clock instead of the built-in oscillator. If no external clock is entered, fix it to HIGH. (Normal HIGH)

11. TIMING CHARACTERISTICS

(1) MPU bus write timing (80 series)




($T_a = -30$ to $+85^\circ\text{C}$, $V_{ss} = -3.6\text{V}$ to -1.7V)

Item	Signal	Symbol	Conditions	Min.	Max.	Unit
Address setup time	A0	t_{AW8}	All timing must be based on 20% and 80% of V_{ss} .	60	—	ns
Address hold time	A0	t_{AH8}		30	—	
CS setup time	CS	t_{AC8}		0	—	
System cycle time		t_{CYC8}		1850	—	
Write LOW pulse width (Write)	WR	t_{CCL}		150	—	
Write HIGH pulse width (Write)	WR	t_{CCH}	1650	—	ns	
Data setup time	D0 to D7	t_{DS8}	50	—	ns	
Data hold time	D0 to D7	t_{DH8}	50	—		

($T_a = -30$ to $+85^\circ\text{C}$, $V_{ss} = -3.3\text{V}$ to -2.7V)


Item	Signal	Symbol	Conditions	Min.	Max.	Unit
Address setup time	A0	t_{AW8}	All timing must be based on 20% and 80% of V_{ss} .	60	—	ns
Address hold time	A0	t_{AH8}		30	—	
CS setup time	CS	t_{AC8}		0	—	
System cycle time		t_{CYC8}		1150	—	
Write LOW pulse width (Write)	WR	t_{CCL}		100	—	
Write HIGH pulse width (Write)	WR	t_{CCH}	1000	—	ns	
Data setup time	D0 to D7	t_{DS8}	20	—	ns	
Data hold time	D0 to D7	t_{DH8}	20	—		

*1 The input signal rise and fall times (t_r , t_f) are defined to be 25 nsec max (except for $\overline{\text{RES}}$ input).



*2 “ t_{CCL} ” is defined by the overlap time of CS LOW level and WR LOW level.

(2) MPU bus write timing (68 series)



S1D12205 Series


($T_a = -30$ to $+85^\circ\text{C}$, $V_{ss} = -3.6\text{V}$ to -1.7V)

Item	Signal	Symbol	Conditions	Min.	Max.	Unit
Address setup time	A0	t_{AW6}	All timing must be based on 20% and 80% of V_{ss} .	60	—	ns
Address hold time	CS	t_{AH6}		50	—	
CS setup time	CS	t_{AC6}		0	—	
System cycle time		t_{CYC6}		1850	—	ns
Enable LOW pulse width (Write)	\overline{WR}	t_{EWL}		1650	—	ns
Enable HIGH pulse width (Write)	\overline{WR}	t_{EWH}		150	—	ns
Data setup time	D0 to D7	t_{DS6}	20	—	ns	
Data hold time	D0 to D7	t_{DH6}	80	—		

($T_a = -30$ to $+85^\circ\text{C}$, $V_{ss} = -3.3\text{V}$ to -2.7V)


Item	Signal	Symbol	Conditions	Min.	Max.	Unit
Address setup time	A0	t_{AW6}	All timing must be based on 20% and 80% of V_{ss} .	60	—	ns
Address hold time	CS	t_{AH6}		30	—	
CS setup time	CS	t_{AC6}		0	—	
System cycle time		t_{CYC6}		1150	—	ns
Enable LOW pulse width (Write)	\overline{WR}	t_{EWL}		1000	—	ns
Enable HIGH pulse width (Write)	\overline{WR}	t_{EWH}		100	—	ns
Data setup time	D0 to D7	t_{DS6}	20	—	ns	
Data hold time	D0 to D7	t_{DH6}	50	—		

*1 The input signal rise and fall times (t_r , t_f) are defined to be 25 nsec max (except for \overline{RES} input).



*2 “ t_{EWH} ” is defined by the overlap time of \overline{CS} LOW level and E HIGH level.

(3) Serial interface




($T_a = -30$ to $+85^\circ\text{C}$, $V_{SS} = -3.6\text{V}$ to -1.7V)

Item	Signal	Symbol	Conditions	Min.	Max.	Unit
System clock cycle		t_{SCYC}	All timing must be based on 20% and 80% of V_{SS} .	3000	—	ns
SCL HIGH pulse width	SCL	t_{SHW}		2850	—	
SCL LOW pulse width	SCL	t_{SLW}		150	—	
Address setup time	A0	t_{sAS}		50	—	ns
Address hold time	A0	t_{sAH}		800	—	
Data setup time	SI	t_{sDS}		50	—	ns
Data hold time	SI	t_{sDH}		50	—	
CS-to-SCL time	\overline{CS}	t_{cSS}		400	—	ns
		t_{cSH}		2500	—	

($T_a = -30$ to $+85^\circ\text{C}$, $V_{SS} = -3.3\text{V}$ to -2.7V)

Item	Signal	Symbol	Conditions	Min.	Max.	Unit
System clock cycle		t_{SCYC}	All timing must be based on 20% and 80% of V_{SS} .	1400	—	ns
SCL HIGH pulse width	SCL	t_{SHW}		1300	—	
SCL LOW pulse width	SCL	t_{SLW}		50	—	
Address setup time	A0	t_{sAS}		50	—	ns
Address hold time	A0	t_{sAH}		500	—	
Data setup time	SI	t_{sDS}		30	—	ns
Data hold time	SI	t_{sDH}		30	—	
CS-to-SCL time	\overline{CS}	t_{cSS}		200	—	ns
		t_{cSH}		1500	—	

*1 The input signal rise and fall times (t_r , t_f) are defined to be 25 nsec max (except for \overline{RES} input).




12. MPU INTERFACES (REFERENCE)

The S1D12205 Series can be connected to the 80-series or 68-series MPU. Also, it can operate with a less number of signal lines via the serial interface.


If the MPU buses and ports are set to HIGH impedance

for a certain time due to RESET, the RESET signal must be entered in the S1D12205 Series after the S1D12205's inputs have been determined.


80-Series MPU



68-Series MPU




Serial Interface




S1D12205 Series

13. LCD CELL INTERFACE

12 columns by 3 lines, 5x8 dots + Symbols





12 columns by 2 lines (N=1), 5x8 dots + Symbols



S1D12205 Series

14. LCD DRIVE WAVEFORMS (B WAVEFORMS)




15. EXAMPLE OF INSTRUCTION SETUP (REFERENCE)

Initialization


VDD-VSS power on	
Power stable	
Reset input	
Command status - Static display control - off - Display on/off control - off - Power save - off - Power supply control - off - System setup - 3-digit display, CGRAM unused. normal display - Electronic volume - (0, 0, 0, 0, 0) - Static icon - (0, 0, 0, 0, 0) Others are undefined.	
Wait for 10 microseconds or more.	
Command input: asterisked items (*) are in no particular order. <1> NOP command <2> System setup command * Electronic volume resistor set - Address 28H, data (*, *, *, *) * Power save command - PS off (power save), O on (oscillation) <5> Power supply control command - P on <6> RAM address set <7> Data write	(See Note 1) (See Note 1)
Wait for 20 microseconds or more.	(See Note 2)
Command input <8> Display on/off command input - D on (display)	(See Note 3)
Data input <9> Static icon control - Address 20H, 22H Data (*, *, *, *) Address 21H, 23H Data (*, *, *, *)	(See Note 3) (See Note 3)
End of initialization	

Display Mode




Standby Mode

(1) Setting the standby mode




(2) Clearing the standby mode




Sleep Mode

(1) Setting the Sleep mode.



(2) Clearing the sleep mode



Note 1. <6> and <7> of 15-1 indicate RAM initialization. Set the contents to be displayed in the beginning. For items not to be displayed (RAM Clear), use the following steps:

- DD RAM - write 20H (character code).
- CG RAM - write 00H (data '0').
- Symbol register - write 00H (data '0').

The RAM data is unspecified at the time of reset input (after power is turned on). If the data '0' is not written at this stage, unexpected display may occur to the unset position.

Note 2. Defined by the rising characteristics of the power circuit, time setting varies according to the external capacity. So be sure to make confirmation by external capacity, and set this time.

Note 3. The dynamic drive system display lamp is lit up by the display on/off command when it is on. The static icon lamp is lit by the static icon control command. So to light up the lamp simultaneously with start of display, execute the display on/off control command and static icon control within one frame.

16. OPTION LIST

The S1D 12205 Series has the following options. Options are available exclusively for users. Please contact our Sales Department for information.

- The following shows how to define the name of the product compatible with options:

Example: S1D12205D**B*

↑
Option code

Specification of character generator ROM (CGROM)

The S1D12205 Series incorporates a characters generator ROM consisting of up to 256 types of characters, with each character size featuring 5 × 7 (8) dots. The S1D12205 Series CGROM is designed as a masked ROM, and is compatible with the CGROM for exclusive use of the user. For the standard CGROM, see the Character Font Table.

Specifications of external clock

The S1D12205 Series has an external clock terminal which is provided with two types of functions; fosc and 4 × fosc. Either fosc or 4 × fosc can be selected according to the user’s requirements.

	Built-in oscillation fosc	External clock fosc	External clock 4 × fosc
Standard	○	○	×
Optional	○	×	○

The standard external clock specifications are set on the fosc.

Reference

S1D12200/12205/12400 Example of System Setup Depending on Mount Direction

	① Case1 (Chip Front) (80) SEG60 SEG1 S1D12*** COM1 ⋮ COM32 (COM24, etc.) Front	② Case2 (Chip Rear) (80) SEG1 SEG60 S1D12*** COM1 ⋮ COM32 (COM24, etc.) Rear	③ Case3 (Chip Front) (COM24, etc.) COM32 ⋮ COM1 S1D12*** SEG1 SEG60 (80) Front	④ Case4 (Chip Rear) (COM24, etc.) COM32 ⋮ COM1 S1D12*** SEG60 SEG1 (80) Rear
S1D12200	<ul style="list-style-type: none"> Unable to correspond with commands. Only able to correspond with custom fonts. 	<ul style="list-style-type: none"> System set S = 0 	<ul style="list-style-type: none"> System set S = 1 	<ul style="list-style-type: none"> Unable to correspond with commands. Only able to correspond with custom fonts.
S1D12205	<ul style="list-style-type: none"> System set S1 = 0 S2 = 1 (Horizontally-reversed) 	<ul style="list-style-type: none"> System set S1 = 0 S2 = 0 	<ul style="list-style-type: none"> System set S1 = 1 (Vertically-reversed) S2 = 0 	<ul style="list-style-type: none"> System set S1 = 1 (Vertically-reversed) S2 = 1 (Horizontally-reversed)
S1D12400	<ul style="list-style-type: none"> System set CS = 0 SS = 1 (SEG-reversed) <p>However, the input of DDRAM address of "S1D12***" from the first digit of the first line shall be 3FH and 3EH, in this order (as it is reversed in the unit of character).</p>	<ul style="list-style-type: none"> System set CS = 0 SS = 0 	<ul style="list-style-type: none"> System set CS = 1 (COM-reversed) SS = 0 	<ul style="list-style-type: none"> System set CS = 1 (COM-reversed) SS = 1 (SEG-reversed) <p>However, the input of DDRAM address of "S1D12***" from the first digit of the first line shall be 3FH and 3EH, in this order.</p>

S1D12205 Series

17. CAUTIONS

The following points should be noted when this Development Specification is used:

1. This Development Specification is subject to modification for improvement without prior notice.
2. This Development Specification is not intended to guarantee enforcement of industrial property and other rights, or to grant license for the use of this product. Examples of applications mentioned in this Development Specification are given for effective understanding of the product. We are not responsible for any circuit problems which might occur due to use of these examples. The size of the values appearing in the characteristics table is represented by the size of the number line.
3. Part or whole of this Development Specification shall not be quoted, reproduced or used for other purposes without permission of our company.

For the use of the semi-conductor, take note of the following:

“Handling cautions for light”

According to the principle of the solar battery the semiconductor characteristics are changed when exposed to light. So misoperation may occur if this IC is exposed to light.

For the single IC unit, measures against light are not yet completely taken. The board and the product where this IC is mounted must be provided with the following measures:

- (1) For designing and mounting, measures must be taken to provide the structure which ensures the light protecting properties of the IC during actual use.
- (2) In the inspection process, environmental design must be made with consideration given to the light protecting properties of the IC.
- (3) To ensure light protecting properties of the IC, consideration must be given to the surface, back and sides of the IC chip.

S1D12300 Series

Contents

1. DESCRIPTION	4-1
2. FEATURES	4-1
3. BLOCK DIAGRAM	4-3
4. PAD	4-4
5. PIN DESCRIPTION	4-13
6. FUNCTIONAL DESCRIPTION	4-16
7. COMMANDS	4-22
8. CHARACTER GENERATOR	4-26
9. ABSOLUTE MAXIMUM RATINGS	4-33
10. DC CHARACTERISTICS	4-34
11. TIMING CHARACTERISTICS	4-36
12. MPU INTERFACE (REFERENCE EXAMPLES)	4-39
13. INTERFACE TO LCD CELLS (REFERENCE)	4-40
14. LCD DRIVE WAVEFORMS (B WAVEFORMS)	4-41
15. INSTRUCTION SETUP EXAMPLE (REFERENCE)	4-42

1. DESCRIPTION

The S1D12300 Series is a dot matrix LCD controller driver for character display, and can display a maximum of 48 characters, 4 user-defined characters, and a maximum of 64 symbols by means of 4-bit, 8-bit or serial data sent from a microcomputer.

A built-in character generator ROM is prepared for 256 character types, and each character font consists of 5×7 dots. A user-defined character RAM for four characters of 5×7 dots are incorporated, and a symbol register is also incorporated. With these, it is possible to apply this Series to display with a high degree of freedom. This Series can operate handy units with a minimum power consumption by means of its low power consumption and standby mode.

The S1D12300 Series are classified into S1D12300, S1D12301, S1D12302, and S1D12303 depending on the duty of use and the number of display columns.

2. FEATURES

- Built-in display RAM
48 characters + 4 user-defined characters + 64 symbols
- CG ROM (for up to 256 characters), CG RAM (4 characters), and symbol register (64 symbols)
- Number of display columns \times number of lines
(12 columns + 1 column for signal) \times 4 lines + 52 symbols: S1D12300
(12 columns + 1 column for signal) \times 3 lines + 52 symbols: S1D12301
(12 columns + 1 column for signal) \times 2 lines + 52 symbols: S1D12302
16 columns \times 2 lines + 64 symbols: S1D12303
- CR oscillation circuit (on-chip C and R)
- HIGH-speed MPU interface
Interfacing with both 68 series and 80 series MPU
Interfacing in 4 bits/8 bits
- Serial interface
- Character font 5×7 dots
- Duty ratio 1/16 (S1D12302, S1D12303)
1/23 (S1D12301)
1/30 (S1D12300)
- Simple command setting
- Built-in liquid crystal driving power circuit
Power boosting circuit, power regulating circuit, voltage follower \times 4
- Built-in electronic volume function
- Low power consumption
100 μ A Max. (In normal operation mode:
Including the operating current of the built-in power supply)
20 μ A Max. (In standby display mode)
- Power supply
VDD - VSS (logic section): -2.4 V to -3.6 V
VDD - V5 (liquid crystal drive section)
: -5.0 V to -11.0 V
- Wide operating temperature range
Ta = -30 to 85°C
- CMOS process
- Shipping form: Chip S1D123**D**B*,
S1D123**D**E*,
S1D123**D**G*
(Au- bump chip)
S1D123**D**A*,
S1D123**D**C*,
S1D123**D**F*
(Al-pad chip)
TCP S1D123**T**
- This IC is not designed with a protection against radioactive rays.

S1D12300 Series


S1D12300 Series Chip Specifications

Product name	Duty	No. of digits indicated	No. of lines indicated	Font	VREG temperature slope	Chip thickness	Shipping form
S1D12300D11B*	1/30	12 columns + 1 column for signal	4 lines	Table 6 S1D123**D11**	-0.17%/°C	625µm	Gold Bump Chip
S1D12300D16B*	1/30	12 columns + 1 column for signal	4 lines	Table 7 S1D123**D16**	-0.17%/°C	625µm	Gold Bump Chip
S1D12300D16E*	1/30	12 columns + 1 column for signal	4 lines	Table 7 S1D123**D16**	-0.17%/°C	525µm	Gold Bump Chip
S1D12300D19B*	1/30	12 columns + 1 column for signal	4 lines	Table 5 S1D123**D10**	-0.04%/°C	625µm	Gold Bump Chip
S1D12300D27E*	1/30	12 columns + 1 column for signal	4 lines	Table 6 S1D123**D11**	External Input	525µm	Gold Bump Chip
S1D12301D10B*	1/23	12 columns + 1 column for signal	3 lines	Table 5 S1D123**D10**	-0.17%/°C	625µm	Gold Bump Chip
S1D12301D11E*	1/23	12 columns + 1 column for signal	3 lines	Table 6 S1D123**D11**	-0.17%/°C	525µm	Gold Bump Chip
S1D12301D19B*	1/23	12 columns + 1 column for signal	3 lines	Table 5 S1D123**D10**	-0.04%/°C	625µm	Gold Bump Chip
S1D12302D10B*	1/16	12 columns + 1 column for signal	2 lines	Table 5 S1D123**D10**	-0.17%/°C	625µm	Gold Bump Chip
S1D12302D11B*	1/16	12 columns + 1 column for signal	2 lines	Table 6 S1D123**D11**	-0.17%/°C	625µm	Gold Bump Chip
S1D12302D16B*	1/16	12 columns + 1 column for signal	2 lines	Table 7 S1D123**D16**	-0.17%/°C	625µm	Gold Bump Chip
S1D12302D22B*	1/16	12 columns + 1 column for signal	2 lines	Table 5 S1D123**D10**	External Input	625µm	Gold Bump Chip
S1D12303D10E*	1/16	16 columns	2 lines	Table 5 S1D123**D10**	-0.17%/°C	525µm	Gold Bump Chip
S1D12303D11B*	1/16	16 columns	2 lines	Table 6 S1D123**D11**	-0.17%/°C	625µm	Gold Bump Chip
S1D12303D16B*	1/16	16 columns	2 lines	Table 7 S1D123**D16**	-0.17%/°C	625µm	Gold Bump Chip
S1D12303D16E*	1/16	16 columns	2 lines	Table 7 S1D123**D16**	-0.17%/°C	525µm	Gold Bump Chip
S1D12303D22B*	1/16	16 columns	2 lines	Table 5 S1D123**D10**	External Input	625µm	Gold Bump Chip
S1D12303D27A*	1/16	16 columns	2 lines	Table 6 S1D123**D11**	External Input	625µm	AL-PAD chip
S1D12303D02E*	1/16	16 columns	2 lines	Table 7 S1D123**D16**	External Input	525µm	Gold Bump Chip
S1D12303D03E*	1/16	16 columns	2 lines	Table 7 S1D123**D16**	-0.04%/°C	525µm	Gold Bump Chip

S1D12300 Series TCP Specifications

Product name	Duty	No. of digits indicated	No. of lines indicated	Font	VREG temperature slope	Shipping form
S1D12300T001*	1/30	12 columns + 1 column for signal	4 lines	Table 6 S1D123**D11**	-0.17%/°C	TCP, 35mm 9IP
S1D12300T00A*	1/30	12 columns + 1 column for signal	4 lines	Table 6 S1D123**D11**	-0.17%/°C	TCP, 48mm 3IP
S1D12300T00B*	1/30	12 columns + 1 column for signal	4 lines	Table 5 S1D123**D10**	-0.04%/°C	TCP, 48mm 3IP
S1D12301T00B*	1/23	12 columns + 1 column for signal	3 lines	Table 5 S1D123**D10**	External Input	TCP, 48mm 3IP
S1D12303T00A*	1/16	16 columns	2 lines	Table 6 S1D123**D11**	-0.17%/°C	TCP, 48mm 3IP
S1D12303T00B*	1/16	16 columns	2 lines	Table 5 S1D123**D10**	-0.17%/°C	TCP, 48mm 3IP


3. BLOCK DIAGRAM



S1D12300 Series

4. PAD

Pad layout



S1D12300D****	1/30 duty	12 columns + 1 signal column
S1D12301D****	1/23 duty	12 columns + 1 signal column
S1D12302D****	1/16 duty	12 columns + 1 signal column
S1D12303D****	1/16 duty	16 columns

↑
#1 Column for CG ROM pattern change

Chip size:	10.23 × 3.11 mm
Pad pitch:	110 μm (Min.)
Chip thickness:	625 (S1D123**D**A*, S1D123**D**B*) 525 (S1D123**D**C*, S1D123**D**E*)

- 1) A1 pad specification (S1D123**D**A*)
 - Pad size: A 86 μm × 135 μm
 - B 135 μm × 86 μm
- 2) Au bump specification (S1D123**D**B*)
 - For reference:
 - Bump size A 80 μm × 129 μm
 - B 129 μm × 80 μm
 - Bump height 22.5 μm

Pad center coordinate

<S1D12300D****>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2	↓	-4683	↓	56	↓	2803	↓
3	↓	-4572	↓	57	CAP1+	3024	↓
4	↓	-4462	↓	58	↓	3134	↓
5	VDD	-4242	↓	59	↓	3244	↓
6	↓	-4132	↓	60	↓	3354	↓
7	↓	-4021	↓	61	VSSR	3592	↓
8	↓	-3911	↓	62	↓	3702	↓
9	VSSL	-3691	↓	63	↓	3812	↓
10	↓	-3581	↓	64	↓	3923	↓
11	↓	-3470	↓	65	VDD	4143	↓
12	↓	-3360	↓	66	↓	4253	↓
13	V5	-3140	↓	67	↓	4363	↓
14	↓	-3030	↓	68	↓	4474	↓
15	↓	-2919	↓	69	(NC)	4883	-1343
16	↓	-2809	↓	70	(NC)	↓	-1233
17	V4	-2589	↓	71	(NC)	↓	-1123
18	↓	-2479	↓	72	(NC)	↓	-1013
19	↓	-2368	↓	73	Vs1	4929	-902
20	↓	-2258	↓	74	P/S	↓	-186
21	V3	-2021	↓	75	IF	↓	-76
22	↓	-1910	↓	76	RES	↓	34
23	↓	-1800	↓	77	COMS1	↓	255
24	↓	-1690	↓	78	COMS2	↓	365
25	V2	-1453	↓	79	COM 1	↓	475
26	↓	-1342	↓	80	COM 2	↓	585
27	↓	-1232	↓	81	COM 3	↓	696
28	↓	-1122	↓	82	COM 4	↓	806
29	V1	-884	↓	83	COM 5	↓	916
30	↓	-774	↓	84	COM 6	↓	1026
31	↓	-664	↓	85	COM 7	↓	1136
32	↓	-554	↓	86	(NC)	4947	1382
33	V0	-316	↓	87	↓	4836	↓
34	↓	-206	↓	88	↓	4726	↓
35	↓	-96	↓	89	↓	4616	↓
36	↓	14	↓	90	COM 8	4347	↓
37	VR	235	↓	91	COM 9	4237	↓
38	↓	345	↓	92	COM10	4127	↓
39	↓	455	↓	93	COM11	4017	↓
40	↓	565	↓	94	COM12	3906	↓
41	VOUT	803	↓	95	COM13	3796	↓
42	↓	913	↓	96	COM14	3686	↓
43	↓	1023	↓	97	SEGS2	3576	↓
44	↓	1133	↓	98	SEGS3	3466	↓
45	CAP2-	1354	↓	99	SEGS4	3355	↓
46	↓	1464	↓	100	SEG 1	3245	↓
47	↓	1574	↓	101	SEG 2	3135	↓
48	↓	1684	↓	102	SEG 3	3025	↓
49	CAP2+	1905	↓	103	SEG 4	2915	↓
50	↓	2015	↓	104	SEG 5	2804	↓
51	↓	2125	↓	105	SEG 6	2694	↓
52	↓	2235	↓	106	SEG 7	2584	↓
53	CAP1-	2473	↓	107	SEG 8	2474	↓
54	↓	2583	↓	108	SEG 9	2364	↓

S1D12300
Series

PAD		COORDINATES	
No.	Name	X	Y
109	SEG10	2253	-1382
110	SEG11	2143	
111	SEG12	2033	
112	SEG13	1923	
113	SEG14	1813	
114	SEG15	1702	
115	SEG16	1592	
116	SEG17	1482	
117	SEG18	1372	
118	SEG19	1262	
119	SEG20	1151	
120	SEG21	1041	
121	SEG22	931	
122	SEG23	821	
123	SEG24	711	
124	SEG25	600	
125	SEG26	490	
126	SEG27	380	
127	SEG28	270	
128	SEG29	160	
129	SEG30	49	
130	SEG31	-61	
131	SEG32	-171	
132	SEG33	-281	
133	SEG34	-391	
134	SEG35	-502	
135	SEG36	-612	
136	SEG37	-722	
137	SEG38	-832	
138	SEG39	-942	
139	SEG40	-1053	
140	SEG41	-1163	
141	SEG42	-1273	
142	SEG43	-1383	
143	SEG44	-1493	
144	SEG45	-1604	
145	SEG46	-1714	
146	SEG47	-1824	
147	SEG48	-1934	
148	SEG49	-2044	
149	SEG50	-2155	
150	SEG51	-2265	
151	SEG52	-2375	
152	SEG53	-2485	
153	SEG54	-2595	
154	SEG55	-2706	
155	SEG56	-2816	
156	SEG57	-2926	
157	SEG58	-3036	
158	SEG59	-3146	
159	SEG60	-3257	
160	SEGS4	-3367	
161	SEGS5	-3477	
162	SEGS6	-3587	

PAD		COORDINATES	
No.	Name	X	Y
163	COM28	-3697	1382
164	COM27	-3808	
165	COM26	-3918	
166	COM25	-4028	
167	COM24	-4138	
168	COM23	-4248	
169	COM22	-4359	
170	(NC)	-4627	
171		-4738	
172		-4848	
173		-4958	
174	COM21	-4940	1136
175	COM20		1026
176	COM19		916
177	COM18		806
178	COM17		696
179	COM16		585
180	COM15		475
181	COMS3		365
182	SEGS1		255
183	A0		34
184	WR		-76
185	CS		-186
186	D7		-296
187	D6		-406
188	D5		-517
189	D4		-627
190	D3		-737
191	D2		-847
192	D1		-957
193	D0		-1068

- Note 1 : Be sure to connect the pins VSSL and VSSR outside. They are called VSS in the following text descriptions.
- 2 : Set the pins of Nos. 69 to 72 to the floating state.

<S1D12301D****>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2	↓	-4683	↓	56	↓	2803	↓
3	↓	-4572	↓	57	CAP1+	3024	↓
4	↓	-4462	↓	58	↓	3134	↓
5	VDD	-4242	↓	59	↓	3244	↓
6	↓	-4132	↓	60	↓	3354	↓
7	↓	-4021	↓	61	VSSR	3592	↓
8	↓	-3911	↓	62	↓	3702	↓
9	VSSL	-3691	↓	63	↓	3812	↓
10	↓	-3581	↓	64	↓	3923	↓
11	↓	-3470	↓	65	VDD	4143	↓
12	↓	-3360	↓	66	↓	4253	↓
13	V5	-3140	↓	67	↓	4363	↓
14	↓	-3030	↓	68	↓	4474	↓
15	↓	-2919	↓	69	(NC)	4883	-1343
16	↓	-2809	↓	70	(NC)	↓	-1233
17	V4	-2589	↓	71	(NC)	↓	-1123
18	↓	-2479	↓	72	(NC)	↓	-1013
19	↓	-2368	↓	73	Vs1	4929	-902
20	↓	-2258	↓	74	P/S	↓	-186
21	V3	-2021	↓	75	IF	↓	-76
22	↓	-1910	↓	76	RES	↓	34
23	↓	-1800	↓	77	COMS1	↓	255
24	↓	-1690	↓	78	COMS2	↓	365
25	V2	-1453	↓	79	COM 1	↓	475
26	↓	-1342	↓	80	COM 2	↓	585
27	↓	-1232	↓	81	COM 3	↓	696
28	↓	-1122	↓	82	COM 4	↓	806
29	V1	-884	↓	83	COM 5	↓	916
30	↓	-774	↓	84	COM 6	↓	1026
31	↓	-664	↓	85	COM 7	↓	1136
32	↓	-554	↓	86	(NC)	4947	1382
33	V0	-316	↓	87	↓	4836	↓
34	↓	-206	↓	88	↓	4726	↓
35	↓	-96	↓	89	↓	4616	↓
36	↓	14	↓	90	COM 8	4347	↓
37	VR	235	↓	91	COM 9	4237	↓
38	↓	345	↓	92	COM10	4127	↓
39	↓	455	↓	93	COM11	4017	↓
40	↓	565	↓	94	COM12	3906	↓
41	VOUT	803	↓	95	COM13	3796	↓
42	↓	913	↓	96	COM14	3686	↓
43	↓	1023	↓	97	SEGS2	3576	↓
44	↓	1133	↓	98	SEGS3	3466	↓
45	CAP2-	1354	↓	99	SEGS4	3355	↓
46	↓	1464	↓	100	SEG 1	3245	↓
47	↓	1574	↓	101	SEG 2	3135	↓
48	↓	1684	↓	102	SEG 3	3025	↓
49	CAP2+	1905	↓	103	SEG 4	2915	↓
50	↓	2015	↓	104	SEG 5	2804	↓
51	↓	2125	↓	105	SEG 6	2694	↓
52	↓	2235	↓	106	SEG 7	2584	↓
53	CAP1-	2473	↓	107	SEG 8	2474	↓
54	↓	2583	↓	108	SEG 9	2364	↓

S1D12300
Series

PAD		COORDINATES	
No.	Name	X	Y
109	SEG10	2253	1382
110	SEG11	2143	
111	SEG12	2033	
112	SEG13	1923	
113	SEG14	1813	
114	SEG15	1702	
115	SEG16	1592	
116	SEG17	1482	
117	SEG18	1372	
118	SEG19	1262	
119	SEG20	1151	
120	SEG21	1041	
121	SEG22	931	
122	SEG23	821	
123	SEG24	711	
124	SEG25	600	
125	SEG26	490	
126	SEG27	380	
127	SEG28	270	
128	SEG29	160	
129	SEG30	49	
130	SEG31	-61	
131	SEG32	-171	
132	SEG33	-281	
133	SEG34	-391	
134	SEG35	-502	
135	SEG36	-612	
136	SEG37	-722	
137	SEG38	-832	
138	SEG39	-942	
139	SEG40	-1053	
140	SEG41	-1163	
141	SEG42	-1273	
142	SEG43	-1383	
143	SEG44	-1493	
144	SEG45	-1604	
145	SEG46	-1714	
146	SEG47	-1824	
147	SEG48	-1934	
148	SEG49	-2044	
149	SEG50	-2155	
150	SEG51	-2265	
151	SEG52	-2375	
152	SEG53	-2485	
153	SEG54	-2595	
154	SEG55	-2706	
155	SEG56	-2816	
156	SEG57	-2926	
157	SEG58	-3036	
158	SEG59	-3146	
159	SEG60	-3257	
160	SEGS4	-3367	
161	SEGS5	-3477	
162	SEGS6	-3587	

PAD		COORDINATES	
No.	Name	X	Y
163	(NC)	-3697	1382
164		-3808	
165		-3918	
166		-4028	
167		-4138	
168		-4248	
169		-4359	
170		-4627	
171		-4738	
172		-4848	
173		-4958	
174	COM21	-4940	1136
175	COM20		1026
176	COM19		916
177	COM18		806
178	COM17		696
179	COM16		585
180	COM15		475
181	COMS3		365
182	SEGS1		255
183	A0		34
184	WR		-76
185	CS		-186
186	D7		-296
187	D6		-406
188	D5		-517
189	D4		-627
190	D3		-737
191	D2		-847
192	D1		-957
193	D0		-1068

- Note 1 : Be sure to connect the pins VSSL and VSSR outside. They are called VSS in the following text descriptions.
- 2 : Set the pins of Nos. 69 to 72 and 163 to 169 to the floating state.

<S1D12302D***>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2	↓	-4683	↓	56	↓	2803	↓
3		-4572		57	CAP1+	3024	
4		-4462		58	↓	3134	
5	VDD	-4242		59	↓	3244	
6	↓	-4132		60	↓	3354	
7		-4021		61	VSSR	3592	
8	↓	-3911		62	↓	3702	
9	VSSL	-3691		63	↓	3812	
10	↓	-3581		64	↓	3923	
11		-3470		65	VDD	4143	
12	↓	-3360		66	↓	4253	
13	V5	-3140		67	↓	4363	
14	↓	-3030		68	↓	4474	
15		-2919		69	(NC)	4883	-1343
16	↓	-2809		70	(NC)		-1233
17	V4	-2589		71	(NC)		-1123
18	↓	-2479		72	(NC)		-1013
19		-2368		73	Vs1	4929	-902
20	↓	-2258		74	P/S		-186
21	V3	-2021		75	IF		-76
22	↓	-1910		76	RES		34
23		-1800		77	COMS1		255
24	↓	-1690		78	COMS2		365
25	V2	-1453		79	COM 1		475
26	↓	-1342		80	COM 2		585
27		-1232		81	COM 3		696
28	↓	-1122		82	COM 4		806
29	V1	-884		83	COM 5		916
30	↓	-774		84	COM 6		1026
31		-664		85	COM 7		1136
32	↓	-554		86	(NC)	4947	1382
33	V0	-316		87	↓	4836	↓
34	↓	-206		88	↓	4726	↓
35		-96		89	↓	4616	↓
36		14		90	COM 8	4347	↓
37	VR	235		91	COM 9	4237	↓
38	↓	345		92	COM10	4127	↓
39		455		93	COM11	4017	↓
40	↓	565		94	COM12	3906	↓
41	VOUT	803		95	COM13	3796	↓
42	↓	913		96	COM14	3686	↓
43		1023		97	SEGS2	3576	↓
44	↓	1133		98	SEGS3	3466	↓
45	CAP2-	1354		99	SEGS4	3355	↓
46	↓	1464		100	SEG 1	3245	↓
47		1574		101	SEG 2	3135	↓
48	↓	1684		102	SEG 3	3025	↓
49	CAP2+	1905		103	SEG 4	2915	↓
50	↓	2015		104	SEG 5	2804	↓
51		2125		105	SEG 6	2694	↓
52	↓	2235		106	SEG 7	2584	↓
53	CAP1-	2473		107	SEG 8	2474	↓
54	↓	2583	↓	108	SEG 9	2364	↓

S1D12300
Series

PAD		COORDINATES	
No.	Name	X	Y
109	SEG10	2253	1382
110	SEG11	2143	
111	SEG12	2033	
112	SEG13	1923	
113	SEG14	1813	
114	SEG15	1702	
115	SEG16	1592	
116	SEG17	1482	
117	SEG18	1372	
118	SEG19	1262	
119	SEG20	1151	
120	SEG21	1041	
121	SEG22	931	
122	SEG23	821	
123	SEG24	711	
124	SEG25	600	
125	SEG26	490	
126	SEG27	380	
127	SEG28	270	
128	SEG29	160	
129	SEG30	49	
130	SEG31	-61	
131	SEG32	-171	
132	SEG33	-281	
133	SEG34	-391	
134	SEG35	-502	
135	SEG36	-612	
136	SEG37	-722	
137	SEG38	-832	
138	SEG39	-942	
139	SEG40	-1053	
140	SEG41	-1163	
141	SEG42	-1273	
142	SEG43	-1383	
143	SEG44	-1493	
144	SEG45	-1604	
145	SEG46	-1714	
146	SEG47	-1824	
147	SEG48	-1934	
148	SEG49	-2044	
149	SEG50	-2155	
150	SEG51	-2265	
151	SEG52	-2375	
152	SEG53	-2485	
153	SEG54	-2595	
154	SEG55	-2706	
155	SEG56	-2816	
156	SEG57	-2926	
157	SEG58	-3036	
158	SEG59	-3146	
159	SEG60	-3257	
160	SEGS4	-3367	
161	SEGS5	-3477	
162	SEGS6	-3587	

PAD		COORDINATES	
No.	Name	X	Y
163	(NC)	-3697	1382
164		-3808	
165		-3918	
166		-4028	
167		-4138	
168		-4248	
169		-4359	
170		-4627	
171		-4738	
172		-4848	
173		-4958	
174	COM14	-4940	1136
175	COM13		1026
176	COM12		916
177	COM11		806
178	COM10		696
179	COM 9		585
180	COM 8		475
181	COMS3		365
182	SEGS1		255
183	A0		34
184	WR		-76
185	CS		-186
186	D7		-296
187	D6		-406
188	D5		-517
189	D4		-627
190	D3		-737
191	D2		-847
192	D1		-957
193	D0		-1068

- Note 1 : Be sure to connect the pins VSSL and VSSR outside. They are called VSS in the following text descriptions.
- 2 : Set the pins of Nos. 69 to 72 and 163 to 169 to the floating state.

<S1D12303D***>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2	↓	-4683	↓	56	↓	2803	↓
3		-4572		57	CAP1+	3024	
4		-4462		58	↓	3134	
5	VDD	-4242		59	↓	3244	
6	↓	-4132		60	↓	3354	
7		-4021		61	VSSR	3592	
8	↓	-3911		62	↓	3702	
9	VSSL	-3691		63	↓	3812	
10	↓	-3581		64	↓	3923	
11		-3470		65	VDD	4143	
12	↓	-3360		66	↓	4253	
13	V5	-3140		67	↓	4363	
14	↓	-3030		68	↓	4474	
15		-2919		69	(NC)	4883	-1343
16	↓	-2809		70	(NC)		-1233
17	V4	-2589		71	(NC)		-1123
18	↓	-2479		72	(NC)		-1013
19		-2368		73	Vs1	4929	-902
20	↓	-2258		74	P/S		-186
21	V3	-2021		75	IF		-76
22	↓	-1910		76	RES		34
23		-1800		77	COMS1		255
24	↓	-1690		78	COMS2		365
25	V2	-1453		79	COM 1		475
26	↓	-1342		80	COM 2		585
27		-1232		81	COM 3		696
28	↓	-1122		82	COM 4		806
29	V1	-884		83	COM 5		916
30	↓	-774		84	COM 6		1026
31		-664		85	COM 7		1136
32	↓	-554		86	(NC)	4947	1382
33	V0	-316		87	↓	4836	↓
34	↓	-206		88	↓	4726	↓
35		-96		89	↓	4616	↓
36	↓	14		90	SEG 1	4347	↓
37	VR	235		91	SEG 2	4237	↓
38	↓	345		92	SEG 3	4127	↓
39		455		93	SEG 4	4017	↓
40	↓	565		94	SEG 5	3906	↓
41	VOUT	803		95	SEG 6	3796	↓
42	↓	913		96	SEG 7	3686	↓
43		1023		97	SEG 8	3576	↓
44	↓	1133		98	SEG 9	3466	↓
45	CAP2-	1354		99	SEG10	3355	↓
46	↓	1464		100	SEG11	3245	↓
47		1574		101	SEG12	3135	↓
48	↓	1684		102	SEG13	3025	↓
49	CAP2+	1905		103	SEG14	2915	↓
50	↓	2015		104	SEG15	2804	↓
51		2125		105	SEG16	2694	↓
52	↓	2235		106	SEG17	2584	↓
53	CAP1-	2473		107	SEG18	2474	↓
54	↓	2583	↓	108	SEG19	2364	↓

S1D12300
Series

PAD		COORDINATES	
No.	Name	X	Y
109	SEG20	2253	1382
110	SEG21	2143	
111	SEG22	2033	
112	SEG23	1923	
113	SEG24	1813	
114	SEG25	1702	
115	SEG26	1592	
116	SEG27	1482	
117	SEG28	1372	
118	SEG29	1262	
119	SEG30	1151	
120	SEG31	1041	
121	SEG32	931	
122	SEG33	821	
123	SEG34	711	
124	SEG35	600	
125	SEG36	490	
126	SEG37	380	
127	SEG38	270	
128	SEG39	160	
129	SEG40	49	
130	SEG41	-61	
131	SEG42	-171	
132	SEG43	-281	
133	SEG44	-391	
134	SEG45	-502	
135	SEG46	-612	
136	SEG47	-722	
137	SEG48	-832	
138	SEG49	-942	
139	SEG50	-1053	
140	SEG51	-1163	
141	SEG52	-1273	
142	SEG53	-1383	
143	SEG54	-1493	
144	SEG55	-1604	
145	SEG56	-1714	
146	SEG57	-1824	
147	SEG58	-1934	
148	SEG59	-2044	
149	SEG60	-2155	
150	SEG61	-2265	
151	SEG62	-2375	
152	SEG63	-2485	
153	SEG64	-2595	
154	SEG65	-2706	
155	SEG66	-2816	
156	SEG67	-2926	
157	SEG68	-3036	
158	SEG69	-3146	
159	SEG70	-3257	
160	SEG71	-3367	
161	SEG72	-3477	
162	SEG73	-3587	

PAD		COORDINATES	
No.	Name	X	Y
163	SEG74	-3697	1382
164	SEG75	-3808	
165	SEG76	-3918	
166	SEG77	-4028	
167	SEG78	-4138	
168	SEG79	-4248	
169	SEG80	-4359	
170	(NC)	-4627	
171		-4738	
172		-4848	
173		-4958	
174	COM14	-4940	1136
175	COM13		1026
176	COM12		916
177	COM11		806
178	COM10		696
179	COM 9		585
180	COM 8		475
181	COMS3		365
182	SEGS1		255
183	A0		34
184	WR		-76
185	CS		-186
186	D7		-296
187	D6		-406
188	D5		-517
189	D4		-627
190	D3		-737
191	D2		-847
192	D1		-957
193	D0		-1068

- Note 1 : Be sure to connect the pins VSSL and VSSR outside. They are called VSS in the following text descriptions.
- 2 : Set the pins of Nos. 69 to 72 to the floating state.

5. PIN DESCRIPTION

Power Supply Pins

Pin name	I/O	Description	No. of Pins
VDD	Power supply	Logic + power pin. Also used as MPU power pin VCC.	2
VSS	Power supply	Logic – power pin. Connected to the system GND.	2
V ₀ , V ₁ V ₂ , V ₃ V ₄ , V ₅	Power supply	Multi-level power supply for liquid crystal drive. The voltage determined in the liquid crystal cell is resistance-divided or impedance-converted by operational amplifier, and the resultant voltage is applied. The potential is determined on the basis of VDD and the following equation must be respected. $V_{DD} = V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$ $V_{DD} \geq V_{SS} \geq V_5 \geq V_{OUT}$ When the built-in power supply is ON, the following voltages are given to pins V ₁ to V ₄ by built-in power circuit: $V_1 = 1/5 V_5$ $V_2 = 2/5 V_5$ $V_3 = 3/5 V_5$ $V_4 = 4/5 V_5$	6
Vs1	O	Power supply voltage output pin for oscillating circuit. Don't connect this pin to an external load.	1

LCD Power Circuit Pins

Pin name	I/O	Description	No. of Pins
CAP1+	O	Capacitor positive side connecting pin for boosting. This pin connects the capacitor with pin CAP1–.	1
CAP1–	O	Capacitor negative side connecting pin for boosting. This pin connects a capacitor with pin CAP+.	1
CAP2+	O	Capacitor positive side connecting pin for boosting. This pin connects a capacitor with pin CAP2–.	1
CAP2–	O	Capacitor negative side connecting pin for boosting. This pin connects a capacitor with pin CAP2+.	1
VOUT	O	Output pin for boosting. This pin connects a smoothing capacitor with VSS pin.	1
VR	I	Voltage regulating pin. This pin gives a voltage between VDD and V ₅ by resistance-division of voltage.	1

Pins for System Bus Connection

Pin name	I/O	Description	No. of Pins																		
D7 (SI) D6 (SCL) D5 to D0	I	<p>8-bit input data bus. These pins are connected to a 8-bit or 16-bit standard MPU data bus.</p> <p>When P/S = LOW, the D7 and D6 pins are operated as a serial data input and a serial clock input respectively.</p> <table border="1"> <thead> <tr> <th>P/S</th> <th>D7</th> <th>D6</th> <th>D5 to D0</th> <th>\overline{CS}</th> <th>A0</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>SI</td> <td>SCL</td> <td>—</td> <td>\overline{CS}</td> <td>A0</td> </tr> <tr> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5 to D0</td> <td>\overline{CS}</td> <td>A0</td> </tr> </tbody> </table> <p>When P/S = LOW, be sure to fix D5 to D0 to HIGH or LOW.</p>	P/S	D7	D6	D5 to D0	\overline{CS}	A0	LOW	SI	SCL	—	\overline{CS}	A0	HIGH	D7	D6	D5 to D0	\overline{CS}	A0	8
P/S	D7	D6	D5 to D0	\overline{CS}	A0																
LOW	SI	SCL	—	\overline{CS}	A0																
HIGH	D7	D6	D5 to D0	\overline{CS}	A0																
A0	I	<p>Usually, this pin connects the least significant bit of the MPU address bus and identifies a data command.</p> <p>0 : Indicates that D0 to D7 are a command. 1 : Indicates that D0 to D7 are display data.</p>	1																		
RES	I	<p>In case of a 68 series MPU, initialization can be performed by changing RES $\square\downarrow$. In case of an 80 series MPU, initialization can be performed by changing $\square\uparrow$.</p> <p>A reset operation is performed by edge sensing of the RES signal. An interface type for the 68/80 series MPU is selected by input level after initialization.</p> <p>LOW : 68 series MPU interface HIGH : 80 series MPU interface</p>	1																		
\overline{CS}	I	Chip select signal. Usually, this pin inputs the signal obtained by decoding an address bus signal. At the LOW level, this pin is enabled.	1																		
\overline{WR} (E)	I	<p><When connecting an 80 series MPU> Active LOW. This pin connects the \overline{WR} signal of the 80 series MPU. The signal on the data bus is fetched at the rise of the \overline{WR} signal.</p> <p>When P/S = LOW, be sure to fix the \overline{WR} signal to HIGH or LOW.</p> <p><When connecting a 68 series MPU> Active HIGH. This pin becomes an enable clock input of the 68 series MPU.</p>	1																		
P/S	I	<p>This pin switches between serial data input and parallel data input.</p> <table border="1"> <thead> <tr> <th>P/S</th> <th>Chip Select</th> <th>Data/Command</th> <th>Data</th> <th>Serial Clock</th> </tr> </thead> <tbody> <tr> <td>HIGH</td> <td>\overline{CS}</td> <td>A0</td> <td>D0 to D7</td> <td>—</td> </tr> <tr> <td>LOW</td> <td>\overline{CS}</td> <td>A0</td> <td>SI</td> <td>SCL</td> </tr> </tbody> </table>	P/S	Chip Select	Data/Command	Data	Serial Clock	HIGH	\overline{CS}	A0	D0 to D7	—	LOW	\overline{CS}	A0	SI	SCL	1			
P/S	Chip Select	Data/Command	Data	Serial Clock																	
HIGH	\overline{CS}	A0	D0 to D7	—																	
LOW	\overline{CS}	A0	SI	SCL																	
IF	I	<p>Interface data length select pin for parallel data input.</p> <p>HIGH: 8-bit parallel input LOW: 4-bit parallel input</p> <p>When P/S = LOW, connect this pin to VDD or Vss.</p>	1																		

Liquid Crystal Drive Circuit Signals

S1D12300, S1D12301, S1D12302

Pin name	I/O	Description	No. of Pins
COM1 to COM28	O	Common signal output pin (for characters)	28
COMS1 to CMOS3	O	Common signal output pin (except for characters) CMOS1: Common output for static drive. In the standby mode only, a Vss amplitude is output. CMOS2, CMOS3: Common output for symbol display	3
SEG1 to SEG60	O	Segment signal output pin (for characters)	60
SEGS1 to SEGS6	O	Segment signal output pin (except for characters) SEGS1: Segment output for static drive. In the standby mode only, a Vss amplitude is output. SEGS2, SEGS6: Segment output for signal output	7

S1D12303

Pin name	I/O	Description	No. of Pins
COM1 to COM14	O	Common signal output pin (for characters)	14
COMS1 to CMOS3	O	Common signal output pin (except for characters) CMOS1: Common output for static drive. In the standby mode only, a Vss amplitude is output. CMOS2, CMOS3: Common output for symbol display	3
SEG1 to SEG80	O	Segment signal output pin (for characters)	80
SEGS1	O	Segment signal output pin (except for characters) SEGS1: Segment output for static drive. In the standby mode only, a Vss amplitude is output.	1

6. FUNCTIONAL DESCRIPTION

MPU Interface

Selection of interface type

In the S1D12300 Series, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting HIGH or LOW as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.

Table 1

P/S	Type	\overline{CS}	A0	\overline{WR}	SI	SCL	D0 to D7
HIGH	Parallel Input	\overline{CS}	A0	\overline{WR}	—	—	D0 to D7
LOW	Serial Input	\overline{CS}	A0	—	SI	SCL	—

Parallel Input

In the S1D12300 Series, when parallel input is selected (P/S = HIGH), it can be directly connected to the 80 series MPU bus or 68 series MPU bus, as shown in Table 2, if either HIGH or LOW is selected as RES pin polarity after a reset input, because the RES pin has an MPU select function.


Selection between 8 bits and 4 bits is performed by command.

Table 2

RES input polarity	Type	A0	\overline{WR}	\overline{CS}	D0 to D7
$\square \downarrow$ active	68 series	A0	E	\overline{CS}	D0 to D7
$\square \uparrow$ active	80 series	A0	\overline{WR}	\overline{CS}	D0 to D7

Interface with 4-bit MPU interface

When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.



Note: When performing writing in succession, reverse a time exceeding the system cycle time (t_{cyc}) and then perform writing.

Serial interface (P/S = LOW)

The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled in the ship selected status ($CS = LOW$).

When no chip is selected, the shift register and counter are reset to the initial status.

Serial data is input in the order of D7, D6 ... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL).

At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed.

The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = HIGH, it is regarded as display data. When A0 = LOW, it is regarded as a command.

The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection.

Fig. 1 shows a timing chart of the serial interface.

Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length.

We recommend the user to perform an operation check with a real machine.

We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.




Fig. 1

Identification of data bus signals

The S1D12300 series identifies data bus signals, as shown in Table 3, by combinations of A0 and \overline{WR} (E).

Table 3

Common	68 series	80 series	Function
A0	E	\overline{WR}	
1	1	0	Writing to RAM and symbol register
0	1	0	Writing to internal register (command)

Chip select

The S1D12300 series has a chip select pin (\overline{CS}). Only when $\overline{CS} = \text{LOW}$, MPU interfacing is enabled. In any status other than Chip Select, D0 to D7 and A0, \overline{WR} , SI and SCL inputs are invalidated. When a serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is input regardless of the \overline{CS} status.

Power Circuit

This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive. The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.

The power circuit incorporated in the S1D12300 Series is set for a small-scale liquid crystal panel, so that its display quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity. In this case, an external power supply must be used.

A power circuit function can be selected by power control command. With this, an external power supply and a part of the internal power supply can be used together.

	Boosting circuit	Voltage regulating circuit	Voltage follower	External voltage input	Boosting system pin
	○	○	○	—	
Note 1	×	○	○	V _{OUT}	OPEN
Note 2	×	×	○	V ₅ = V _{OUT}	OPEN
Note 3	×	×	×	V ₁ , V ₂ , V ₃ , V ₄ , V ₅	OPEN

Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open and give a liquid crystal drive voltage to the V_{OUT} pin from the outside.

Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins open, connect between the V₅ pin and V_{OUT} pin, and give a liquid crystal drive voltage from the outside.

Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V₁, V₂, V₃, V₄ and V₅ from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and V_{OUT} pins open.


Triple boosting circuit

When a capacitor is connected between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between VSS pin and VOUT pin respectively, the potential between the VDD pin and VSS pin is boosted triple and output to the VOUT pin. In case of double boosting, remove the capacitor between CAP2+ and CAP2- in connection for triple boosting operation and strap between CAP2- and


VOUT pin. Then, a double boosted output can be obtained from the VOUT pin (CAP2-).

The boosting circuit uses a signal from the oscillator output.

Accordingly, it is necessary that the oscillating circuit must be in operation. The potential relationship of boosting is shown below.



Potential during double boosting



Potential during triple boosting

Voltage regulating circuit

The voltage regulation circuit regulates the boosted voltage developed at Vout. It outputs the regulated LCD driving voltage at the V5 terminal. An internal resistor can be inserted into the regulation circuit feedback loop providing the following voltage levels at the V5 terminal.


The voltage regulator circuit carries a temperature gradient of about -0.17%/ °C under VREG outputs (standard specification), about -0.04%/°C (option). When any other temperature gradient is required, connect a thermistor in series to the output voltage regulating register.

When V5 is required to be different than the above case, leave the internal feedback resistor out of the circuit. V5 can be regulated within a range of |V5|<|VOUT|. It may be calculated by the following formula:

Since the VR terminal has a high input impedance, it is necessary to take noise suppression measures such as shortening the input wiring and shielding the wiring run.

$$V_5 = \left(1 + \frac{R_b}{R_a}\right) \cdot V_{REG} \dots\dots\dots \textcircled{1}$$

Wherein, VREG is the constant voltage source inside the S1D12300 Series and the voltage is constant at VREG ≅ 3.1V. The voltage regulation VREG ≅ 2.1V (TYP.) in option 1, and VREG = VSS in option 2. Voltage regulation of the V5 output is accomplished by connecting a variable resistor between VR, VDD and V5. For fine adjustment of the V5 voltage, use a combination of fixed resistors R1 and R3 and a variable resistor R2.



Example 1:

Condition: I(R1, R2, R3) ≤ 5μA V5 = -6 to -8V

$$\text{Setting: } \left. \begin{array}{l} R_1 + R_2 + R_3 = 8V / 5\mu A = 1.6M\Omega \\ 8V = (1 + R_b/R_a) \cdot 3.0V \quad R_b/R_a = 1.67 \\ 6V = (1 + R_b/R_a) \cdot 3.0V \quad R_b/R_a = 1 \end{array} \right\} \dots \left\{ \begin{array}{l} R_1 = 600K\Omega \\ R_2 = 200K\Omega \\ R_3 = 800K\Omega \end{array} \right.$$

● Voltage Regulation Circuit Using Electronic Contrast Control Register

The contrast control register controls the liquid crystal driving voltage (V5). This is accomplished by an electronic volume control register set command that adjusts the contrast of the liquid crystal display (see section 1-22).

The commands provide 4-bits of voltage level data to the electronic volume control register. This provides for the selection of 16 different voltage levels for the liquid crystal driving voltage. When using the electronic volume control function, it is necessary to close the voltage regulation circuit using electronic control commands. For reference information, when the electronic volume control register value is at (1, 1, 1, 1), the constant current value becomes: $I_{REF} \approx 3.65\mu A$.

[An exemplary constant setting when the electronic volume control function is being used]

$$V_5 = \left(1 + \frac{R_b}{R_c}\right) \cdot V_{REG} \dots\dots\dots ②$$

$$\therefore R_c = \frac{R_a \times R_I}{R_a + R_I}$$

$$R_I = \frac{V_R}{I_{REF}}$$




Fig. 9

- (1) Determining the V5 voltage setting range by the electronic volume control
Liquid crystal driving voltage V5: max. -6V ~ min. -8V
V5 variable voltage range: 2V

- (2) Determining the Rb
 $R_b = V_5 \text{ variable voltage range} / I_{REF}$ ($I_{REF} \approx 3.65\mu A$ Constant current)
 $= 2V / 3.65\mu A$
 $= 548K\Omega$

- (3) Determining the Ra
 $R_a = \frac{V_{REG}}{(V_5 \text{ voltage setting max} - V_{REG}) / R_b}$ (Use absolute values for VREG and V5 voltage settings.)
 $= \frac{3.1V}{(6V - 3.1V) / 548K\Omega}$
 $= 585K\Omega$

- (4) Regulating the Ra
Set the electronic volume control register to (D3, D2, D1, D0) = (1, 0, 0, 0) or (0, 1, 1, 1) before matching the Ra value to the optimum contrast.

Since IREF is a simplified constant voltage source, fluctuations upto $\pm 40\%$ must be taken into consideration, as a dispersion range during manufacture. Meanwhile, the temperature dependency of IREF is: $\Delta I_{REF} \approx -0.037\mu A/^\circ C$. Determine the Ra and Rb for the using LCD panel in consideration of the above dispersion and the variation by the temperature.

When using the electronic volume control function, in order to compensate the V5 voltage for dispersion of VREG and IREF, use a variable resistor as Ra and perform optimum contrast adjustment according to the above item (4) with each IC chip.

When the electronic volume control function is not being used, set the electronic volume control register to (0, 0, 0, 0) using the RES signal or the electronic volume control register setting command.

S1D12300 Series

Liquid crystal voltage generating circuit

The V5 potential is resistance-divided inside the IC so that V1, V2, V3 and V4 potentials are generated for liquid crystal drive.


Furthermore, the V1, V2, V3 and V4 are impedance-converted by voltage follower and the then supplied to

the liquid crystal drive circuit.


The liquid crystal drive voltage is fixed to 1/5 bias.

As shown in the diagrams below, the capacitor (C2) for voltage stabilization must be externally connected to the V1 to V5 pins of liquid crystal power pins.



When a built-in power supply is used
Under a triple boosting



The diagram under a double boosting




When an external power regulator is used
(The built-in power regulator is not used)



Reference setting values: C1: 0.1 - 4.7 μ F
C2: 0.1 μ F

We recommend the user to set the optimum values to capacitors C1 and C2 according to the panel size watching the liquid crystal display and drive waveforms.

When a built-in power supply is not used



Low Power Consumption Mode

The S1D12300 Series is provided with the standby mode and sleep mode with the object of low power consumption when the unit is in the standby state.

© Standby Mode

The standby mode is turned on and off by power save command.

In the standby mode only, static display is enabled by CMOS1 and SEGS1.

- Liquid crystal display output
COM1 ~ COM28, COMS2, COMS3 : VDD level
SEG1 ~ SEG60, SEGS2 ~ SEGS6 : VDD level
COMS1, SEGS1 : Lighting is enabled by static drive.

Perform display control using CMOS1 and SEGS1 by static display control command.

- DD RAM, CG RAM and symbol register
Written contents do not change and are stored regardless of whether the standby mode is turned on or off.
- In the operation mode, the status precedent to execution of the standby mode is held.
The internal circuit for dynamic display output stops.
- Oscillating circuit
For static display, the oscillating circuit must be ON.

© Sleep Mode

After the power circuit and oscillating circuit are turned off by command and the power save command is ex-

ecuted, the sleep mode is set. This mode permits reducing current consumption nearly to the static current value.

- Liquid crystal display output
COM1 ~ COM28, COMS2, COMS3 : VDD level
SEG1 ~ SEG60, SEGS2 ~ SEGS6 : VDD level
COMS1 ~ SEGS1 : VDD level
- DD RAM, CG RAM and symbol register
Written contents do not change and are stored regardless of whether the sleep mode is turned on or off.
- In the operation mode, the status precedent to execution of the sleep mode is held. All the internal circuits stops.
- Power circuit and oscillating circuit
Turn off the built-in power supply and oscillating circuit by power save command and power control command.

Reset Circuit

When the RES input goes active, this LSI enters the initialization status.

© Initialization status

- Static display control
SD0, SD1 = 0 : Display OFF
- Display ON/OFF control
C = 0 : Cursor OFF
B = 0 : Blink OFF
DC = 0 : Double cursor OFF
D = 0 : Display OFF
- Power save
O = 0 : Oscillating circuit OFF
PS = 0 : Power save OFF
- Power control
VC = 0 : Voltage regulating circuit OFF
VF = 0 : Voltage follower OFF
P = 0 : Boosting circuit OFF
- System set
CG = 0 : Not use of CG RAM

As described in 6.1 MPU Interface, the RES pin is connected to the MPU reset pin and performs initialization concurrently with the MPU.

Regarding the reset signal, a pulse of at least 10 μ s or more active level must be input as described in 9. DC Characteristics. Usually, the operation status is started in 1 μ s from the edge of the RES signal.

In the S1D12300 Series where the built-in liquid crystal power circuit is not used, the RES input must be active when the external liquid crystal power supply is turned on.

After the RES pin goes active, each register is cleared and set to the above set status.

Unless initialization is performed by the RES pin when a power supply voltage is applied, the clear disable status may be provided.

7. COMMANDS

Table 4 shows a command list. In the S1D12300 Series, each data bus signal is identified by a combination of A0 and \overline{WR} (E).

Command interpretation and execution are performed by only internal timing. This permits high-speed processing.

• **Outline of Commands**

Command type	Command name	A0	WR
Display control instruction	Cursor Home	0	0
	Static Display Control	0	0
	Display ON/OFF Control	0	0
Power control	Power Save	0	0
	Power Control	0	0
	Electronic Volume Register Set	0	0
Address control instruction	Address Set	0	0
Data input instruction	Data Write	1	0

The execution time of each instruction is determined by the internal processing time of the S1D12300 Series. Accordingly, to execute instructions in succession, reserve a time exceeding the cycle time (t_{cyc}) and execute the next instruction.

• **Outline of Commands**

(1) **Cursor Home**

This command presets the address counter to 30H. When the cursor is displayed, this command moves it to column 1 of line 1.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	*	*	*	*

* : Don't Care

(2) **Static Display Control**

This command selects display or non-display of static display symbol, and blink ON or OFF. This command is effective in the standby mode only.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	*	*	SD1	SD0

* : Don't Care

- SD1, SD2 = 0, 0 : Display OFF
- 0, 1 : Blink (1 to 2 Hz)
- SD1, SD2 = 1, 0 : Blink (3 to 4 Hz)
- 1, 1 : All Display ON

(3) **Display ON/OFF Control**

This command performs display and cursor setting.

Note: Control the symbols that are driven by COMS1 and SEGS1, by the Static Display Control command.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	C	B	DC	D

- D = 0 : Display OFF
- 1 : Display ON

- DC = 0 : Double cursor OFF
- 1 : Double cursor ON

- B = 0 : Cursor blink OFF
- 1 : Cursor blink ON

In the blink state, display characters in normal video and display characters in monochrome reverse video are displayed alternately. The repetition cycle of alternate display is about 1 second.

- C = 0 : Non-display of cursor
- 1 : Display of cursor

The relationship between C and B registers and cursor display is shown in the following table.

C	B	Cursor display
0	0	Non-display
0	1	Non-display
1	0	Display in monochrome reverse video
1	1	Alternate display of display characters in normal video and display characters in monochrome reverse video

The cursor display position corresponds to the position indicated by address counter.

Accordingly, to move the cursor, change the address counter value by the RAM Address Set command or auto increment by writing RAM data.

If the address counter is set at the symbol register position with (C, B) = (1, 0), symbols can be caused to blink selectively.

- (4) Power Save
This command is used to control the oscillating circuit and set and reset the standby mode or sleep mode.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	*	*	0	PS

* : Don't Care

- PS = 0 : Power save OFF (reset)
1 : Power save ON (set)
- O = 0 : Oscillating circuit OFF (stop of oscillation)
1 : Oscillating circuit ON (oscillation)

- (5) Power Control
This command is used to control the operation of the built-in power circuit.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	VC	VF	P

- P = 0 : Boosting circuit OFF
1 : Boosting circuit ON
- Note: To operate the boosting circuit of the S1D12300 Series, the oscillating circuit must be in operation.
- VF = 0 : Voltage follower OFF
1 : Voltage follower ON
- VC = 0 : Voltage regulating circuit OFF
1 : Voltage regulating circuit ON

- (6) System Set
This command set the use or non-use of display lines and CG RAM.
Execute this command first after turning on the power supply or after resetting.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	N2	N1	*	PS

* : Don't Care

- CG = 0 : Non-use of CG RAM
1 : Use of CG RAM
- N2 N1
0 0 : 2 lines
0 1 : 3 lines
1 0 : 4 lines

- (7) Electronic Volume Register Set
This command controls the liquid crystal driving voltage V₅ output from the voltage regulating circuit of the built-in liquid crystal power supply, thereby adjusting the gradation of liquid crystal display.

When data is set in the 4-bit register, the liquid crystal driving voltage can take one of 16 voltage states.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	1	MSB	*	*	LSB

Hex Code
70H ~7FH

MSB	.	.	LSB	V ₅	IREF
0	0	0	0	Small	0.0 μA
			:	:	:
			:	:	:
1	1	1	1	Large	About 3.65 μA

When the electronic volume function is not used, set (A3, A2, A1, A0) = (0, 0, 0, 0).

- (8) RAM Address Set
This command sets addresses to write data into the DD RAM, CG RAM and symbol register in the address counter.

When the cursor is displayed, the cursor is displayed at the display position corresponding to the DDRAM address set by this command.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	ADDRESS						

- ① The settable address length is ADDRESS = 00H to 7FH.
- ② Before writing data into the RAM, set the data write address by this command. Next, when data is written in succession, the address is automatically incremented.

S1D12300 Series

RAM Map (S1D12300, S1D12301, S1D12302)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00 H	C G R A M (0 0 H)							-	C G R A M (0 1 H)							-
10 H	C G R A M (0 2 H)							-	C G R A M (0 3 H)							-
20 H	Unused															
30 H	DDRAM line 1										Unused					
40 H	DDRAM line 2										For signals					
50 H	DDRAM line 3										"					
60 H	DDRAM line 4										"					
70 H	Symbol register										"					

- : Unused
 For signals : Output from SEGS2 to SEGS6.

RAM Map (S1D12303)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00 H	C G R A M (0 0 H)							-	C G R A M (0 1 H)							-
10 H	C G R A M (0 2 H)							-	C G R A M (0 3 H)							-
20 H	Unused															
30 H	DDRAM line 1															
40 H	DDRAM line 2															
50 H	DDRAM line 3															
60 H	DDRAM line 4															
70 H	Symbol register															

-: Unused


(9) Data Write

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	DATA							

- ① This command writes data into the DD RAM, CG RAM or symbol register.
- ② After this command is executed, the address counter is automatically incremented by 1. This permits writing data in succession.

<Example of Data Writing>

The following is an example of writing one-line data into the DD RAM in succession.



Note: When executing instructions in succession, reserve a time exceeding tcyc and execute the next instruction.

Table 4 S1D12300 Series Command List

Command	Code											Function	
	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0			
(1) Cursor Home	0	0	0	0	0	1	*	*	*	*		Moves the cursor to the home position.	
(2) Static Display Control	0	0	0	0	1	0	*	*	SD1	SD0		Sets the display mode of static display symbol SD1, SD0 = 0, 0 (display OFF), 0, 1 (1 - 2 Hz blink), 1, 0 (3 4 Hz blink), 1, 1 (all display ON)	
(3) Display ON/OFF Control	0	0	0	0	1	1	C	B	DC	D		Sets cursor ON/OFF (C), cursor blink ON/OFF (B), double cursor ON/OFF (DC) and display ON/OFF (D). C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink ON) 0 (blink OFF) DC = 1 (double cursor ON) 0 (double cursor OFF), D = 1 (display ON) D = 0 (display OFF)	
(4) Power Save	0	0	0	1	0	0	*	*	0	PS		Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (O). PS = 1 (power save ON) 0 (power save OFF), 0 = 1 (oscillating circuit ON) 0 (oscillating circuit OFF)	
(5) Power Control	0	0	0	1	0	1	0	VC	VF	P		Sets voltage regulating circuit ON/OFF and boosting circuit ON/OFF (P). VC = 1 (voltage regulating circuit ON) 0 (voltage regulating circuit OFF) VF = 1 (voltage follower ON) 0 (voltage follower OFF), P = 1 (boosting circuit ON) 0 (boosting circuit OFF)	
(6) System Set	0	0	0	1	1	0	N2	N1	*	CG		Sets the use or non-use of CG RAM and display lines (N2, N1). CG = 1 (use of CG RAM) 0 (non-use of CG RAM), N2, N1 = 0, 0 (2 lines) 0, 1 (3 lines) 1, 0 (4 lines)	
(7) Electronic Volume Register	0	0	0	1	1	1	MSB			LSB		Sets the electronic volume register value.	
(8) RAM Address Set	0	0	1	ADDRESS									Sets the DD RAM, CG RAM or symbol register address.
(9) RAM Write	1	0	DATA									Writes data into the DD RAM, CG RAM or symbol register address.	
(10) NOP	0	0	0	0	0	0	0	0	0	0		Non-operation command	
(11) Test Mode	0	0	0	0	0	0	1	0	1	0		Command for IC chip test. Don't use this command.	

8. CHARACTER GENERATOR

Character Generator ROM (CG ROM)

The S1D12300 Series is provided with a character generator ROM consisting of a up to 256-type characters. Each character size is 5×7 dots.

Table 5 shows a character code table of the S1D12300 Series.

The 4 characters of character codes 00H to 03H are set by the System Set command to specify for which of CG ROM and CG RAM they are to be used.

The CG ROM of the S1D12300 Series is a mask ROM and compatible with the user-dedicated CG ROM. Please ask us for further information of it.

Regarding changed CG ROM, it is defined in product name as follows:

(Example) S1D12300D00B*

↑
Digit for CG ROM
pattern change

S1D123**D10**

Table 5

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																

S1D12300 Series

S1D123**D11**

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																

S1D123**D16**

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	1	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	2	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	3	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	4	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	5	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	6	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	7	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	8	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	9	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	A	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	B	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	C	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	D	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	E	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]
	F	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]	[Grid]

S1D12300 Series

Character Generator RAM (CG RAM)


The S1D12300 Series is provided with a CG RAM that permits user-programming character patterns so that they can be displayed with a high degree of freedom for signal display.

Before using the CG RAM, select the use of CG RAM by the System Set command.

The capacity of the CG RAM is 140 bits and arbitrary patterns of 4 types consisting of 5×7 dots can be registered.

The relationship among CG RAM patterns, CG RAM addresses, and character codes is shown below.

Character code	RAM address	CGRAM data (character pattern)								Display	
		D7							D0		
00H 02H	00H to 06H 10H to 16H	0	*	*	*	0	1	1	1	1	
		1	*	*	*	1	0	0	0	0	
		2	*	*	*	1	0	0	0	0	
		3	*	*	*	0	1	1	1	1	
		4	*	*	*	0	0	0	0	1	
		5	*	*	*	0	0	0	0	1	
		6	*	*	*	1	1	1	1	0	
01H 03H	08H to 0EH 18H to 1EH	8	*	*	*	0	0	1	0	0	
		9	*	*	*	0	0	1	0	0	
		A	*	*	*	0	1	1	1	0	
		B	*	*	*	0	1	1	1	0	
		C	*	*	*	0	1	1	1	0	
		D	*	*	*	1	1	1	1	1	
		E	*	*	*	1	1	1	1	1	




Symbol Register

The S1D12300 Series is provided with a symbol register that permits displaying each symbol so that symbol display may be performed on the screen.

The capacity of the symbol register is 64 bits. In case of 12 digits, 48 symbols can be displayed. In case of 16 digits, 64 symbols can be displayed.

The relationship among symbol register display patterns, RAM addresses and write data is shown below.


- (1) S1D12300, S1D12301, S1D12302



RAM address	Symbol Bits								
	D7				D0				
70H to 7CH	0	*	*	*	27	1	28	2	*
	1	*	*	*	29	3	30	4	*
	:	:							
	B	*	*	*	49	23	50	24	*
	C	*	*	*	51	25	52	26	*

Bit
1: Display
0: Not display

(2) S1D12303




RAM address	Symbol Bits								Bit	
	D7	D6	D5	D4	D3	D2	D1	D0		
70H to 7FH	0	*	*	*	33	1	34	2	*	1: Display
	1	*	*	*	35	3	36	4	*	0: Not display
	:	:								
	E	*	*	*	61	29	62	30	*	
	F	*	*	*	63	31	64	32	*	

- Notes
- 1: If the symbol segment size is 1.5 times or more greater than the other dots, it is recommended to be divided into COMS2 and COMS3 and driven separately.
 - 2: The segments other than symbol display must not be crossed through COMS2 or COMS3. The COMS3 symbol register must be set to all zeros if crossing.

9. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Standard value	Unit
Power supply voltage (1)	V _{SS}	-6.0 to +0.3	V
Power supply voltage (2)	V ₅	-12.0 to +0.3	V
Power supply voltage (3)	V ₁ , V ₂ , V ₃ , V ₄	V ₅ to +0.3	V
Input voltage	V _{IN}	V _{SS} -0.3 to +0.3	V
Output voltage	V _O	V _{SS} -0.3 to +0.3	V
Operating temperature	T _{opr}	-30 to +85	°C
Storage temperature	TCP	T _{str}	°C
	Bare chip		



- Notes:
1. All the voltage values are based on V_{DD} = 0 V.
 2. For voltages of V₁, V₂, V₃ and V₄, keep the condition of V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V₅ and V_{DD} ≥ V_{SS} ≥ V₅ ≥ V_{OUT} at all times.
 3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

10. DC CHARACTERISTICS

$V_{DD} = 0\text{ V}$, $V_{SS} = -3.6\text{ V}$ to -2.4 V , $T_a = -30$ to 85°C unless otherwise specified.

Item		Symbol	Condition	min	typ	max	Unit	Applicable pin	
Power supply voltage (1)	Recommended operation	V_{SS}		-3.6	-3.0	-2.4	V	V_{SS}	
	Operable			-5.5	-3.0	-2.4		*1	
Power supply voltage (2)	Recommended operation	V_5		-8.0		-5.0	V	V_5	
	Operable			-11.0		-4.5		*2	
	Operable	V_1, V_2		$0.6 \times V_5$		V_{DD}	V	V_1, V_2	
	Operable	V_3, V_4		V_{DD}		$0.4 \times V_5$	V	V_3, V_4	
HIGH-level input voltage		V_{IHC}		$0.2 \times V_{SS}$		V_{DD}	V	*3	
LOW-level input voltage		V_{ILC}		V_{SS}		$0.8 \times V_{SS}$	V	*3	
Input leakage current		I_{LI}	$V_{IN} = V_{DD}$ or $V_{SS} - 1.0$		1.0	μA		*3	
LC driver ON resistance		R_{ON}	$T_a = 25^\circ\text{C}$ $V_5 = -7.0\text{V}$ $\Delta V = 0.1\text{V}$		20	40	$\text{K}\Omega$	COM, SEG *4	
Static current consumption		I_{DDQ}			0.1	5.0	μA	V_{DD}	
Dynamic current consumption		I_{DD}	Display state	$V_5 = -7\text{V}$ without load			100	μA	V_{DD} *5
			Standby state	Oscillation ON, Power OFF			20	μA	V_{DD} *6
			Sleep state	Oscillation OFF, Power OFF			5	μA	V_{DD}
			Access state	$f_{cyc} = 200\text{KHz}$			500	μA	V_{DD} *7
Frame frequency		f_{FR}	$T_a = 25^\circ\text{C}$ $V_{SS} = -3.0\text{V}$	70	100	130	Hz	*11	
Input pin capacity		C_{IN}	$T_a = 25^\circ\text{C}$ $f = 1\text{MHz}$		5.0	8.0	pF	*3	
Reset time		t_R		1.0			μs	*8	
Reset pulse width		t_{RW}		10			μs	*9	
Reset start time		t_{RES}		50			ns	*9	
Built-in power supply	Input voltage	V_{SS}		-3.6		-2.4	V	*10	
	Booster output voltage	V_{OUT}	Double boosting state	-7.2			V	V_{OUT}	
			Triple boosting state	-10.8					
	Voltage follower operating voltage	V_5		-11.0		-4.5	V		
	Reference voltage (standard)	V_{REG}	$T_a = 25^\circ\text{C}$	-3.5	-3.1	-2.7	V	*12	
	Reference voltage (option 1)	$V_{REG}(V_{S1})$	$T_a = 25^\circ\text{C}$	-2.4	-2.1	-1.8	V	*12	
Reference voltage (option 2)	$V_{REG}(V_{SS})$	$T_a = 25^\circ\text{C}$	V_{SS}	V_{SS}	V_{SS}	V	*12		

*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.

*2: The operating voltage range is applicable to the case where an external power supply is used.

*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, RES, \overline{CS} , \overline{WR} (E), P/S, IF

*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEGn, SEGSn, COMn or COMSn, and each power pin (V_1, V_2, V_3 or V_4). It is specified in the range of operating voltage (2).

$$R_{ON} = 0.1\text{ V} / \Delta I$$

(ΔI : Current flowing when 0.1 V is applied between the power and output)

*5: Applied if not accessed by the MPU during character display and if the built-in power circuit and oscillator are operation.

Display character :



*6: This is applicable to the case where the built-in power circuit is OFF and the oscillating circuit is in operation in the standby mode.

*7: Current consumption when data is always written by f_{cyc} .

The current consumption in the access state is almost proportional to the access frequency (f_{cyc}).
When no access is made, only $I_{DD(I)}$ occurs.

*8: t_R (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the S1D123** usually enters the operating state after t_R .

*9: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than t_{RW} is entered.

*10: When operating the boosting circuit, the power supply V_{SS} must be used within the input voltage range.

*11: The f_{OSC} frequency of the oscillator circuit for internal circuit drive may differ from the f_{BST} boosting clock on some models. The following provides the relationship between the f_{OSC} frequency, f_{BST} boosting clock, and f_{FR} frame frequency.

$$f_{OSC} = (\text{No. of digits}) \times (1/\text{Duty}) \times f_{FR}$$

$$f_{BST} = (1/2) \times (1/\text{No. of digits}) \times f_{OSC}$$


Example: The S1D12300 has 13 digits of display and 1/30 duty.

$$f_{OSC} = 13 \times 30 \times 100 = 39 \text{ kHz}$$

$$f_{BST} = (1/2) \times (1/13) \times 39 \text{ K} = 1.5 \text{ kHz}$$

*12: The V_{REG} reference voltage has the temperature characteristics of approximately $-0.17\%/^{\circ}\text{C}$ (standard specifications). An optional model having the temperature characteristics of approximately $-0.04\%/^{\circ}\text{C}$ is also available. The voltage of power supply terminal V_{SS} can be selected as the reference power supply as an option without using the reference voltage inside the IC. In this case, however, a regulator is used for the external power supply ($V_{DD} - V_{SS}$). The voltage accuracy of V_5 depends on that of the regulator used. The CGROM modification rules apply to the optional models.


S1D12300 Series



All signal timings are based on 20% and 80% of V_{SS} signals.

11. TIMING CHARACTERISTICS

(1) System Bus Write Characteristic I (80 series MPU)



[V_{SS} = -3.6 V to -2.4 V, T_a = -30 to 85°C unless otherwise specified]


Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, \overline{CS}	t _{AH8}		30		ns
Address setup time	A0, \overline{CS}	t _{AW8}		60		ns
System cycle time	\overline{WR}	t _{CYC8}	V _{SS} = -3.0 -2.7 -2.4	500 550 650		ns
Control pulse width (Write)		t _{CC}	V _{SS} = -3.0 -2.7 -2.4	100 120 150		ns
Data setup time	D0 to D7	t _{DS8}		100		ns
Data hold time	D0 to D7	t _{DH8}		50		ns

*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

*2: Every timing is specified on the basis of 20% and 80% of V_{SS}.

*3: For A0 and \overline{CS} , the same time is not required. Input signals so that A0 and \overline{CS} may satisfy t_{AW8} and t_{AH8} respectively.

(2) System Bus Write Characteristic II (68 series MPU)

S1D12300
Series[V_{SS} = -3.6 V to -2.4 V, T_a = -30 to 85°C unless otherwise specified]


Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, \overline{CS}	t CYC6	V _{SS} = -3.0 -2.7 -2.4	500 550 650		ns
Address setup time		t AW6		60		
Address hold time		t AH6		30		ns
Data setup time	D0 to D7	t DS6		100		ns
Data hold time		t DH6		50		ns
Enable pulse width	E	t EW	V _{SS} = -3.0 -2.7 -2.4	100 120 150		ns

*1: tCYC6 denotes the cycle of the E signal in the \overline{CS} active state. tCYC6 must be reserved after \overline{CS} becomes active.

*2: For the rise and fall of an input signal, set a value not exceeding 25 ns.

*3: Every timing is specified on the basis of 20% and 80% of V_{SS}.*4: For A0 and \overline{CS} , the same timing is not required. Input signals so that A0 and \overline{CS} may satisfy tAW6 and tAH6 respectively.

(3) Serial Interface



[V_{SS} = -3.6 V to -2.4 V, T_a = -30 to 85°C]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tSCYC	V _{SS} = -3.0 -2.7 -2.4	700 800 1000		ns ns ns
SCL HIGH pulse width		tSHW		300		ns
SCL LOW pulse width		tsLW		300		ns
Address setup time	A0	tsAS		50		ns
Address hold time		tsAH	V _{SS} = -3.0 -2.7 -2.4	350 400 500		ns ns ns
Data setup time	SI	tsDS		50		ns
Data hold time		tsDH		50		ns
CS-SCL time	CS-bar	tcSS tcSH	V _{SS} = -3.0 -2.7 -2.4	150 550 650 700		ns ns ns ns


*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

*2: Every timing is specified on the basis of 20% and 80% of V_{SS}.


12. MPU INTERFACE (REFERENCE EXAMPLES)

The S1D12300 Series can be connected to the 80 series MPU and 68 series MPU. When a serial interface is used, the S1D12300 Series can be operated by less signal lines.


80 Series MPU



68 Series MPU




Serial Interface



S1D12300 Series

13. INTERFACE TO LCD CELLS (REFERENCE)



12 columns by 2 lines, 5 × 7-dot matrix segments and symbols



■ System Setup

N2	N1
0	0


14. LCD DRIVE WAVEFORMS (B WAVEFORMS)




S1D12300 Series

15. INSTRUCTION SETUP EXAMPLE (REFERENCE)

(1) Initial setup



(2) Display mode




Note 1: Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area must satisfy the following conditions (for RAM clear).


- DDRAM: Write the 20H data (character code).
- CGRAM: Write the 00H data (null data).
- Symbol register: Write the 00H data (null data).

As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not, unexpected display may result.

(3-1) Selecting the Standby mode




(3-2) Releasing the Standby mode




Note 2: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

(4-1) Selecting the Sleep mode



(4-2) Releasing the Sleep mode



Note 3: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

S1D12300
Series

S1D12304/12305 Series

Contents

1.DESRIPTION	5-1
2.FEATURES	5-1
3.BLOCK DIAGRAM	5-2
4.PAD	5-3
5.PIN DESCRIPTION	5-8
6.FUNCTIONAL DESCRIPTION	5-11
7.COMMANDS	5-17
8.CHARACTER GENERATOR	5-21
9.ABSOLUTE MAXIMUM RATINGS	5-27
10.DC CHARACTERISTICS	5-28
11.TIMING CHARACTERISTICS	5-30
12.MPU INTERFACE (REFERENCE EXAMPLES)	5-33
13.INTERFACE TO LCD CELLS (REFERENCE)	5-34
14.LCD DRIVE WAVEFORMS (B WAVEFORMS)	5-35
15.INSTRUCTION SETUP EXAMPLE (REFERENCE)	5-36

1. DESCRIPTION

The S1D12304/12305 Series is a dot matrix LCD controller driver for character display, and can display a maximum of 48 characters, 4 user-defined characters, and a maximum of 48 symbols by means of 4-bit, 8-bit or serial data sent from a microcomputer.

A built-in character generator ROM is prepared for 256 character types, and each character font consists of 5×7 dots. A user-defined character RAM for four characters of 5×7 dots are incorporated, and a symbol register is also incorporated. With these, it is possible to apply this Series to display with a high degree of freedom. This Series can operate handy units with a minimum power consumption by means of its low power consumption and sleep mode.

S1D12304, and 12305 depending on the duty of use and the number of display columns.


2. FEATURES

- Built-in display RAM
48 characters + 4 user-defined characters + 48 symbols
- CG ROM (for up to 256 characters), CG RAM (4 characters), and symbol register (48 symbols)
- Number of display columns \times number of lines
(12 columns + 2 segment for signal) \times 4 lines + 48 symbols: S1D12304
(12 columns + 2 segment for signal) \times 2 lines + 48 symbols: S1D12305
- CR oscillation circuit (on-chip C and R)
- High-speed MPU interface
Interfacing with both 68 series and 80 series MPU
Interfacing in 4 bits/8 bits
- Serial interface
- Character font 5×7 dots
- Duty ratio
1/16 (S1D12305)
1/30 (S1D12304)
- Simple command setting
- Built-in liquid crystal driving power circuit
Power boosting circuit, power regulating circuit, voltage follower \times 4
- Built-in electronic volume function
- Low power consumption
100 μ A Max. (In normal operation mode:
Including the operating current of the built-in power supply)
- Power supply
VDD - VSS (logic section): -2.4 V to -3.6 V
VDD - V5 (liquid crystal drive section)
: -5.0 V to -8.0 V
- Wide operating temperature range
Ta = -30 to 85°C
- CMOS process
(Pad Pitch)
- COB assemble 126 μ m min.
- Delivery form: Chip S1D123**D**A*,
S1D123**D**C*,
S1D123**D**F*
- This IC is not designed with a protection against radioactive rays.

S1D12300 Series (S1D12304/12305) Chip Specifications


Product name	Duty	No. of digits indicated	No. of lines indicated	Font	VREG temperature slope	Chip thickness	Form at delivery
S1D12305D10A*	1/16	12 columns + 2 segment for signal	2 lines	Table 5 S1D123**D10**	-0.17%/°C	625 μ m	AL-PAD chip
S1D12305D10B*	1/16	12 columns + 2 segment for signal	2 lines	Table 6 S1D123**D11**	-0.17%/°C	625 μ m	AL-PAD chip
S1D12305D16A*	1/16	12 columns + 2 segment for signal	2 lines	Table 7 S1D123**D16**	-0.17%/°C	625 μ m	AL-PAD chip
S1D12305D02C*	1/16	12 columns + 2 segment for signal	2 lines	Table 7 S1D123**D16**	External Input	525 μ m	AL-PAD chip

3. BLOCK DIAGRAM



4. PAD

Pad Layout



S1D12304/12305 Series

S1D12304D**** 1/30 duty
 S1D12305D**** 1/16 duty
 ↑
 #1 Column for CG ROM pattern change

Chip size: 10.23 × 3.11 mm
 Pad pitch: 126 μm (Min.)
 Chip thickness: 625 ± 25 μm (S1D123**D**A*)
 525 ± 25 μm (S1D123**D**C*)

- 1) A1 pad specification
 - Pad size: A 91 μm × 90 μm
 - B 114 μm × 114 μm

Pad Center Coordinate

Unit: μm

<S1D12304D****>

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	VDD	-4077	-1371	55	SEG15	2106	1406
2	VSSL	-3526		56	SEG16	1979	
3	V5	-2975		57	SEG17	1852	
4	V4	-2424		58	SEG18	1725	
5	V3	-1855		59	SEG19	1598	
6	V2	-1287		60	SEG20	1471	
7	V1	-719		61	SEG21	1345	
8	V0	-151		62	SEG22	1218	
9	VR	400		63	SEG23	1091	
10	VOUT	968		64	SEG24	964	
11	CAP2-	1519		65	SEG25	837	
12	CAP2+	2070		66	SEG26	710	
13	CAP1-	2638		67	SEG27	584	
14	CAP1+	3189		68	SEG28	457	
15	VSSR	3757		69	SEG29	330	
16	VDD	4308		70	SEG30	203	
17	(NC)	4883		71	SEG31	76	
18	(NC)	4883		72	SEG32	-51	
19	(NC)	4883		73	SEG33	-177	
20	(NC)	4883		74	SEG34	-304	
21	Vs1	4929		75	SEG35	-431	
22	P/S	4924		76	SEG36	-558	
23	IF	4924		77	SEG37	-685	
24	RES	4924		78	SEG38	-812	
25	COMS2	4950		79	SEG39	-938	
26	COM1	4950		80	SEG40	-1065	
27	COM2	4950		81	SEG41	-1192	
28	COM3	4950		82	SEG42	-1319	
29	COM4	4950		83	SEG43	-1446	
30	COM5	4950		84	SEG44	-1572	
31	COM6	4950		85	SEG45	-1699	
32	COM7	4950		86	SEG46	-1826	
33	COM8	4896		87	SEG47	-1953	
34	COM9	4769		88	SEG48	-2080	
35	COM10	4642		89	SEG49	-2207	
36	COM11	4515		90	SEG50	-2333	
37	COM12	4388		91	SEG51	-2460	
38	COM13	4262		92	SEG52	-2587	
39	COM14	4135		93	SEG53	-2714	
40	SEGS2	4008		94	SEG54	-2841	
41	SEG1	3881		95	SEG55	-2968	
42	SEG2	3754		96	SEG56	-3094	
43	SEG3	3627		97	SEG57	-3221	
44	SEG4	3501		98	SEG58	-3348	
45	SEG5	3374		99	SEG59	-3475	
46	SEG6	3247		100	SEG60	-3602	
47	SEG7	3120		101	SEGS6	-3729	
48	SEG8	2993		102	COM28	-3855	
49	SEG9	2866		103	COM27	-3982	
50	SEG10	2740		104	COM26	-4109	
51	SEG11	2613		105	COM25	-4236	
52	SEG12	2486		106	COM24	-4363	
53	SEG13	2359		107	COM23	-4679	1405
54	SEG14	2232		108	COM22	-4806	1405

PAD		COORDINATES	
No.	Name	X	Y
109	COM21	-4933	1405
110	COM20	-4964	1094
111	COM19		966
112	COM18		839
113	COM17		712
114	COM16		584
115	COM15		457
116	COMS3		330
117	A0		202
118	WR		75
119	CS		-52
120	D7		-180
121	D6		-307
122	D5		-434
123	D4		-562
124	D3		-689
125	D2		-816
126	D1		-943
127	D0		-1071

- Note 1 : Set the pin (NC) to the floating state.
 2 : Be sure to connect the pins VSSL and VSSR outside. They are called VSS in the following text descriptions.

<S1D12305D****>

Unit: μm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	X	Y	No.	Name	X	Y
1	VDD	-4077	-1371	55	SEG15	2106	-1406
2	VSSL	-3526		56	SEG16	1979	
3	V5	-2975		57	SEG17	1852	
4	V4	-2424		58	SEG18	1725	
5	V3	-1855		59	SEG19	1598	
6	V2	-1287		60	SEG20	1471	
7	V1	-719		61	SEG21	1345	
8	V0	-151		62	SEG22	1218	
9	VR	400		63	SEG23	1091	
10	VOUT	968		64	SEG24	964	
11	CAP2-	1519		65	SEG25	837	
12	CAP2+	2070		66	SEG26	710	
13	CAP1-	2638		67	SEG27	584	
14	CAP1+	3189		68	SEG28	457	
15	VSSR	3757		69	SEG29	330	
16	VDD	4308		70	SEG30	203	
17	(NC)	4883	-1343	71	SEG31	76	
18	(NC)	4883	-1233	72	SEG32	-51	
19	(NC)	4883	-1123	73	SEG33	-177	
20	(NC)	4883	-1013	74	SEG34	-304	
21	Vs1	4929	-903	75	SEG35	-431	
22	P/S	4924	-184	76	SEG36	-558	
23	IF	4924	-57	77	SEG37	-685	
24	RES	4924	70	78	SEG38	-812	
25	COMS2	4950	255	79	SEG39	-938	
26	COM1	4950	382	80	SEG40	-1065	
27	COM2	4950	510	81	SEG41	-1192	
28	COM3	4950	637	82	SEG42	-1319	
29	COM4	4950	764	83	SEG43	-1446	
30	COM5	4950	891	84	SEG44	-1572	
31	COM6	4950	1019	85	SEG45	-1699	
32	COM7	4950	1146	86	SEG46	-1826	
33	COM8	4896	1406	87	SEG47	-1953	
34	COM9	4769		88	SEG48	-2080	
35	COM10	4642		89	SEG49	-2207	
36	COM11	4515		90	SEG50	-2333	
37	COM12	4388		91	SEG51	-2460	
38	COM13	4262		92	SEG52	-2587	
39	COM14	4135		93	SEG53	-2714	
40	SEGS2	4008		94	SEG54	-2841	
41	SEG1	3881		95	SEG55	-2968	
42	SEG2	3754		96	SEG56	-3094	
43	SEG3	3627		97	SEG57	-3221	
44	SEG4	3501		98	SEG58	-3348	
45	SEG5	3374		99	SEG59	-3475	
46	SEG6	3247		100	SEG60	-3602	
47	SEG7	3120		101	SEGS6	-3729	
48	SEG8	2993		102	(NC)	-3855	
49	SEG9	2866		103	(NC)	-3982	
50	SEG10	2740		104	(NC)	-4109	
51	SEG11	2613		105	(NC)	-4236	
52	SEG12	2486		106	(NC)	-4363	
53	SEG13	2359		107	(NC)	-4679	1405
54	SEG14	2232		108	(NC)	-4806	1405

PAD		COORDINATES	
No.	Name	X	Y
109	COM14	-4933	1405
110	COM13	-4964	1094
111	COM12		966
112	COM11		839
113	COM10		712
114	COM9		584
115	COM8		457
116	COMS3		330
117	A0		202
118	WR		75
119	CS		-52
120	D7		-180
121	D6		-307
122	D5		-434
123	D4		-562
124	D3		-689
125	D2		-816
126	D1		-943
127	D0		-1071

- Note 1 : Set the pin (NC) to the floating state.
 2 : Be sure to connect the pins VSSL and VSSR outside. They are called VSS in the following text descriptions.

5. PIN DESCRIPTION

Power Supply Pins

Pin name	I/O	Description	No. of Pins
VDD	Power supply	Logic + power pin. Also used as MPU power pin VCC.	2
VSS	Power supply	Logic – power pin. Connected to the system GND.	2
V0, V1 V2, V3 V4, V5	Power supply	Multi-level power supply for liquid crystal drive. The voltage determined in the liquid crystal cell is resistance-divided or impedance-converted by operational amplifier, and the resultant voltage is applied. The potential is determined on the basis of VDD and the following equation must be respected. $V_{DD} = V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5, V_{DD} \geq V_{SS} \geq V_5 \geq V_{OUT}$ When the built-in power supply is ON, the following voltages are given to pins V1 to V4 by built-in power circuit: $V_1 = 1/5 V_5$ $V_2 = 2/5 V_5$ $V_3 = 3/5 V_5$ $V_4 = 4/5 V_5$	6
VS1	O	Power supply voltage output pin for oscillating circuit. Don't connect this pin to an external load.	1

LCD Power Circuit Pins

Pin name	I/O	Description	No. of Pins
CAP1+	O	Capacitor positive side connecting pin for boosting. This pin connects the capacitor with pin CAP1–.	1
CAP1–	O	Capacitor negative side connecting pin for boosting. This pin connects a capacitor with pin CAP+.	1
CAP2+	O	Capacitor positive side connecting pin for boosting. This pin connects a capacitor with pin CAP2–.	1
CAP2–	O	Capacitor negative side connecting pin for boosting. This pin connects a capacitor with pin CAP2+.	1
VOUT	O	Output pin for boosting. This pin connects a smoothing capacitor with VSS pin.	1
VR	I	Voltage regulating pin. This pin gives a voltage between VDD and V5 by resistance-division of voltage.	1

Pins for System Bus Connection

Pin name	I/O	Description	No. of Pins																		
D7 (SI) D6 (SCL) D5 to D0	I	<p>8-bit input data bus. These pins are connected to a 8-bit or 16-bit standard MPU data bus.</p> <p>When P/S = LOW, the D7 and D6 pins are operated as a serial data input and a serial clock input respectively.</p> <table border="1"> <tr> <td>P/S</td> <td>D7</td> <td>D6</td> <td>D5 to D0</td> <td>\overline{CS}</td> <td>A0</td> </tr> <tr> <td>LOW</td> <td>SI</td> <td>SCL</td> <td>—</td> <td>\overline{CS}</td> <td>A0</td> </tr> <tr> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5 to D0</td> <td>\overline{CS}</td> <td>A0</td> </tr> </table> <p>When P/S = LOW, be sure to fix D5 to D0 to HIGH or LOW.</p>	P/S	D7	D6	D5 to D0	\overline{CS}	A0	LOW	SI	SCL	—	\overline{CS}	A0	HIGH	D7	D6	D5 to D0	\overline{CS}	A0	8
P/S	D7	D6	D5 to D0	\overline{CS}	A0																
LOW	SI	SCL	—	\overline{CS}	A0																
HIGH	D7	D6	D5 to D0	\overline{CS}	A0																
A0	I	<p>Usually, this pin connects the least significant bit of the MPU address bus and identifies a data command.</p> <p>0 : Indicates that D0 to D7 are a command. 1 : Indicates that D0 to D7 are display data.</p>	1																		
RES	I	<p>In case of a 68 series MPU, initialization can be performed by changing RES $\square\downarrow$. In case of an 80 series MPU, initialization can be performed by changing $\square\uparrow$.</p> <p>A reset operation is performed by edge sensing of the RES signal. An interface type for the 68/80 series MPU is selected by input level after initialization.</p> <p>LOW : 80 series MPU interface HIGH : 68 series MPU interface</p>	1																		
\overline{CS}	I	<p>Chip select signal. Usually, this pin inputs the signal obtained by decoding an address bus signal. At the LOW level, this pin is enabled.</p>	1																		
\overline{WR} (E)	I	<p><When connecting an 80 series MPU> Active LOW. This pin connects the \overline{WR} signal of the 80 series MPU. The signal on the data bus is fetched at the rise of the \overline{WR} signal.</p> <p>When P/S = LOW, be sure to fix the \overline{WR} signal to HIGH or LOW.</p> <p><When connecting a 68 series MPU> Active HIGH. This pin becomes an enable clock input of the 68 series MPU.</p>	1																		
P/S	I	<p>This pin switches between serial data input and parallel data input.</p> <table border="1"> <tr> <td>P/S</td> <td>Chip Select</td> <td>Data/Command</td> <td>Data</td> <td>Serial Clock</td> </tr> <tr> <td>HIGH</td> <td>\overline{CS}</td> <td>A0</td> <td>D0 to D7</td> <td>—</td> </tr> <tr> <td>LOW</td> <td>\overline{CS}</td> <td>A0</td> <td>SI</td> <td>SCL</td> </tr> </table>	P/S	Chip Select	Data/Command	Data	Serial Clock	HIGH	\overline{CS}	A0	D0 to D7	—	LOW	\overline{CS}	A0	SI	SCL	1			
P/S	Chip Select	Data/Command	Data	Serial Clock																	
HIGH	\overline{CS}	A0	D0 to D7	—																	
LOW	\overline{CS}	A0	SI	SCL																	
IF	I	<p>Interface data length select pin for parallel data input.</p> <p>HIGH: 8-bit parallel input LOW: 4-bit parallel input</p> <p>When P/S = LOW, connect this pin to VDD or Vss.</p>	1																		

Liquid Crystal Drive Circuit Signals

S1D12304

Pin name	I/O	Description	No. of Pins
COM1 to COM28	O	Common signal output pin (for characters)	28
COMS2, CMOS3	O	Common signal output pin (except for characters) CMOS2, CMOS3: Common output for symbol display	2
SEG1 to SEG60	O	Segment signal output pin (for characters)	60
SEGS2, SEGS6	O	Segment signal output pin (except for characters) SEGS2, SEGS6: Segment output for signal output	2

S1D12305

Pin name	I/O	Description	No. of Pins
COM1 to COM14	O	Common signal output pin (for characters) COM8 to COM14:W output	14 (21)
COMS2, CMOS3	O	Common signal output pin (except for characters) CMOS2, CMOS3: Common output for symbol display	2
SEG2 to SEG60	O	Segment signal output pin (for characters)	60
SEGS2, SEGS6	O	Segment signal output pin (except for characters) SEGS2, SEGS6: Segment output for signal output	2

6. FUNCTIONAL DESCRIPTION

MPU Interface

Selection of interface type

In the S1D12304/12305, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting HIGH or LOW as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.

Table 1

P/S	Type	$\overline{\text{CS}}$	A0	$\overline{\text{WR}}$	SI	SCL	D0 to D7
HIGH	Parallel Input	$\overline{\text{CS}}$	A0	$\overline{\text{WR}}$	—	—	D0 to D7
LOW	Serial Input	$\overline{\text{CS}}$	A0	—	SI	SCL	—

Parallel Input

In the S1D12304/12305, when parallel input is selected (P/S = HIGH), it can be directly connected to the 80 series MPU bus or 68 series MPU bus, as shown in Table 2, if either HIGH or LOW is selected as RES pin polarity after a reset input, because the RES pin has an MPU select function.


Selection between 8 bits and 4 bits is performed by command.

Table 2

RES input polarity	Type	A0	$\overline{\text{WR}}$	$\overline{\text{CS}}$	D0 to D7
HIGH-to-LOW active	68 series	A0	E	$\overline{\text{CS}}$	D0 to D7
LOW-to-HIGH active	80 series	A0	$\overline{\text{WR}}$	$\overline{\text{CS}}$	D0 to D7

Interface with 4-bit MPU interface

When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.



Note: When performing writing in succession, reverse a time exceeding the system cycle time (t_{cyc}) and then perform writing.

Serial interface (P/S = LOW)

The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled in the ship selected status ($\text{CS} = \text{LOW}$).

When no chip is selected, the shift register and counter are reset to the initial status.

Serial data is input in the order of D7, D6 ... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL). At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed. The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = HIGH, it is regarded as display data. When A0 = LOW, it is regarded as a command.

The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection.

Fig. 1 shows a timing chart of the serial interface.

Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length. We recommend the user to perform an operation check with a real machine.

We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.




Fig. 1

Identification of data bus signals

The S1D12304/12305 series identifies data bus signals, as shown in Table 3, by combinations of A0 and \overline{WR} (E).

Table 3

Common	68 series	80 series	Function
A0	E	\overline{WR}	
1	1	0	Writing to RAM and symbol register
0	1	0	Writing to internal register (command)

Chip select

The S1D12304/12305 series has a chip select pin (\overline{CS}). Only when $\overline{CS} = \text{LOW}$, MPU interfacing is enabled. In any status other than Chip Select, D0 to D7 and A0, \overline{WR} , SI and SCL inputs are invalidated. When a serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is input regardless of the \overline{CS} status.

Power Circuit

This is a LOW-power-consumption power circuit that generates a voltage required for liquid crystal drive. The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.

The power circuit incorporated in the S1D12304/12305 Series is set for a small-scale liquid crystal panel, so that its display quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity. In this case, an external power supply must be used.

A power circuit function can be selected by power control command. With this, an external power supply and a part of the internal power supply can be used together.

	Boosting circuit	Voltage regulating circuit	Voltage follower	External voltage input	Boosting system pin
	○	○	○	—	
Note 1	×	○	○	V _{OUT}	OPEN
Note 2	×	×	○	V ₅ = V _{OUT}	OPEN
Note 3	×	×	×	V ₁ , V ₂ , V ₃ , V ₄ , V ₅	OPEN

- Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open and give a liquid crystal drive voltage to the V_{OUT} pin from the outside.
- Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins open, connect between the V₅ pin and V_{OUT} pin, and give a liquid crystal drive voltage from the outside.
- Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V₁, V₂, V₃, V₄ and V₅ from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and V_{OUT} pins open.


Triple boosting circuit

When a capacitor is connected between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between VSS pin and VOUT pin respectively, the potential between the VDD pin and VSS pin is boosted triple and output to the VOUT pin. In case of double boosting, remove the capacitor between CAP2+ and CAP2- in connection for triple boosting operation and strap between CAP2- and


VOUT pin. Then, a double boosted output can be obtained from the VOUT pin (CAP2-).

The boosting circuit uses a signal from the oscillator output.

Accordingly, it is necessary that the oscillating circuit must be in operation. The potential relationship of boosting is shown below.



Potential during double boosting



Potential during triple boosting

Voltage regulating circuit

The voltage regulation circuit regulates the boosted voltage developed at Vout. It outputs the regulated LCD driving voltage at the V5 terminal. An internal resistor can be inserted into the regulation circuit feedback loop providing the following voltage levels at the V5 terminal.


The voltage regulator circuit carries a temperature gradient of about -0.17%/°C under VREG outputs. When any other temperature gradient is required, connect a thermistor in series to the output voltage regulating register.

When V5 is required to be different than the above case, leave the internal feedback resistor out of the circuit. V5 can be regulated within a range of |V5|<|VOUT|. It may be calculated by the following formula:

Since the VR terminal has a HIGH input impedance, it is necessary to take noise suppression measures such as shortening the input wiring and shielding the wiring run.

$$V_5 = \left(1 + \frac{R_b}{R_a}\right) \cdot V_{REG} \dots\dots\dots \textcircled{1}$$

Wherein, VREG is the constant voltage source inside the S1D12300 Series and the voltage is constant at VREG ≈ 3.1V. Voltage regulation of the V5 output is accomplished by connecting a variable resistor between VR, VDD and V5. For fine adjustment of the V5 voltage, use a combination of fixed resistors R1 and R3 and a variable resistor R2.



Example 1:
Condition: I(R1, R2, R3) ≤ 5μA V5 = -6 to -8V

$$\text{Setting: } \left. \begin{array}{l} R_1+R_2+R_3 = 8V/5\mu A = 1.6M\Omega \\ 8V = (1+R_b/R_a) 3.0V \quad R_b/R_a = 1.67 \\ 6V = (1+R_b/R_a) 3.0V \quad R_b/R_a = 1 \end{array} \right\} \dots \left\{ \begin{array}{l} R_1 = 600K\Omega \\ R_2 = 200K\Omega \\ R_3 = 800K\Omega \end{array} \right.$$

S1D12304/12305 Series

● Voltage Regulation Circuit Using Electronic Contrast Control Register

The contrast control register controls the liquid crystal driving voltage (V5). This is accomplished by an electronic volume control register set command that adjusts the contrast of the liquid crystal display (see section 1-22).

The commands provide 4-bits of voltage level data to the electronic volume control register. This provides for the selection of 16 different voltage levels for the liquid crystal driving voltage. When using the electronic volume control function, it is necessary to close the voltage regulation circuit using electronic control commands. For reference information, when the electronic volume control register value is at (1, 1, 1, 1), the constant current value becomes: $I_{REF} \approx 3.65\mu A$.

[An exemplary constant setting when the electronic volume control function is being used]

$$V_5 = \left(1 + \frac{R_b}{R_c}\right) \cdot V_{REG} \dots\dots\dots ②$$

$$\therefore R_c = \frac{R_a \times R_I}{R_a + R_I}$$

$$R_I = \frac{V_R}{I_{REF}}$$




Fig. 9

- (1) Determining the V5 voltage setting range by the electronic volume control
 Liquid crystal driving voltage V5: max. -6v ~ min. -8V
 V5 variable voltage range: 2V

- (2) Determining the Rb
 $R_b = V_5 \text{ variable voltage range} / I_{REF}$
 $= 2V / 3.65\mu A$
 $= 548K\Omega$

- (3) Determining the Ra
 $R_a = \frac{V_{REG}}{(V_5 \text{ voltage setting max} - V_{REG}) / R_b}$ (Use absolute values for VREG and V5 voltage settings.)
 $= \frac{3.1V}{(6V - 3.1V) / 548K\Omega}$
 $= 585K\Omega$

- (4) Regulating the Ra
 Set the electronic volume control register to (D3, D2, D1, D0) = (1, 0, 0, 0) or (0, 1, 1, 1) before matching the Ra value to the optimum contrast.

Since IREF is a simplified constant voltage source, fluctuations upto ± 40% must be taken into consideration, as a dispersion range during manufacture. Meanwhile, the temperature dependency of IREF is : $\Delta I_{REF} \approx -0.037\mu A / ^\circ C$. Determine the Ra and Rb for the using LCD panel in consideration of the above dispersion and the variation by the temperature.

When using the electronic volume control function, in order to compensate the V5 voltage for dispersion of VREG and IREF, use a variable resistor as Ra and perform optimum contrast adjustment according to the above item (4) with each IC chip.

When the electronic volume control function is not being used, set the electronic volume control register to (0, 0, 0, 0) using the RES signal or the electronic volume control register setting command.

Liquid crystal voltage generating circuit

The V5 potential is resistance-divided inside the IC so that V1, V2, V3 and V4 potentials are generated for liquid crystal drive.


Furthermore, the V1, V2, V3 and V4 are impedance-converted by voltage follower and the then supplied to

the liquid crystal drive circuit.


The liquid crystal drive voltage is fixed to 1/5 bias.

As shown in the diagrams below, the capacitor (C2) for voltage stabilization must be externally connected to the V1 to V5 pins of liquid crystal power pins.


When a built-in power supply is used
Under a triple boosting




The diagram under a double boosting



When an external power regulator is used
(The built-in power regulator is not used)



When a built-in power supply is not used



Reference setting values: C1: 0.1 - 4.7 μ F
C2: 0.1 μ F

We recommend the user to set the optimum values to capacitors C1 and C2 according to the panel size watching the liquid crystal display and drive waveforms.

S1D12304/12305 Series

Low Power Consumption Mode

The S1D12304/12305 Series is provided with the standby mode and sleep mode with the object of low power consumption when the unit is in the standby state.

● Sleep Mode

After the power circuit and oscillating circuit are turned off by command and the power save command is executed, the sleep mode is set. This mode permits reducing current consumption nearly to the static current value.

1. Liquid crystal display output
COM1 to COM28, COMS2, COMS3 : V_{DD} level
SEG1 to SEG60, SEGS2, SEGS6 : V_{DD} level
2. DD RAM, CG RAM and symbol register
Written contents do not change and are stored regardless of whether the sleep mode is turned on or off.
3. In the operation mode, the status precedent to execution of the sleep mode is held. All the internal circuits stops.
4. Power circuit and oscillating circuit
Turn off the built-in power supply and oscillating circuit by power save command and power control command.

Reset Circuit

When the RES input goes active, this LSI enters the initialization status.

1. Display ON/OFF control
 - C = 0 : Cursor OFF
 - B = 0 : Blink OFF
 - DC = 0 : Double cursor OFF
 - D = 0 : Display OFF
2. Power save
 - O = 0 : Oscillating circuit OFF
 - PS = 0 : Power save OFF
3. Power control
 - VC = 0 : Voltage regulating circuit OFF
 - VF = 0 : Voltage follower OFF
 - P = 0 : Boosting circuit OFF
4. System set
 - CG = 0 : No use of CG RAM

As described in 6.1 MPU Interface, the RES pin is connected to the MPU reset pin and performs initialization concurrently with the MPU.

Regarding the reset signal, a pulse of at least 10 μs or more active level must be input as described in 9. DC Characteristics. Usually, the operation status is started in 1 μs from the edge of the RES signal.

In the S1D12304/12305 Series where the built-in liquid crystal power circuit is not used, the RES input must be active when the external liquid crystal power supply is turned on.

7. COMMANDS

Table 4 shows a command list. In the S1D12304/12305 Series, each data bus signal is identified by a combination of A0 and \overline{WR} (E).

Command interpretation and execution are performed by only internal timing. This permits HIGH-speed processing.

• Outline of Commands

Command type	Command name	A0	WR
Display control instruction	Cursor Home	0	0
	Display ON/OFF Control	0	0
Power control	Power Save	0	0
	Power Control	0	0
	Electronic Volume Register Set	0	0
Address control instruction	Address Set	0	0
Data input instruction	Data Write	1	0

The execution time of each instruction is determined by the internal processing time of the S1D12304/12305 Series. Accordingly, to execute instructions in succession, reserve a time exceeding the cycle time (t_{cyc}) and execute the next instruction.

• Outline of Commands

(1) Cursor Home

This command presets the address counter to 30H. When the cursor is displayed, this command moves it to column 1 of line 1.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	*	*	*	*

* : Don't Care

(2) Display ON/OFF Control

This command performs display and cursor setting.

Note: Control the symbols that are driven by COMS1 and SEGS1, by the Static Display Control command.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	C	B	DC	D

D = 0 : Display OFF
1 : Display ON

DC = 0 : Double cursor OFF
1 : Double cursor ON

B = 0 : Cursor blink OFF
1 : Cursor blink ON

In the blink state, display characters in normal video and display characters in monochrome reverse video are displayed alternately.

The repetition cycle of alternate display is about 1 second.

C = 0 : Non-display of cursor
1 : Display of cursor

The relationship between C and B registers and cursor display is shown in the following table.

C	B	Cursor display
0	0	Non-display
0	1	Non-display
1	0	Display in monochrome reverse video
1	1	Alternate display of display characters in normal video and display characters in monochrome reverse video

The cursor display position corresponds to the position indicated by address counter.

Accordingly, to move the cursor, change the address counter value by the RAM Address Set command or auto increment by writing RAM data.

If the address counter is set at the symbol register position with (C, B) = (1, 0), symbols can be caused to blink selectively.

(3) Power Save

This command is used to control the oscillating circuit and set and reset sleep mode.

A0	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	*	*	O	PS

* : Don't Care

PS = 0 : Power save OFF (reset)
1 : Power save ON (set)

O = 0 : Oscillating circuit OFF (stop of oscillation)
1 : Oscillating circuit ON (oscillation)

- (4) Power Control
This command is used to control the operation of the built-in power circuit.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	VC	VF	P

P = 0 : Boosting circuit OFF
1 : Boosting circuit ON

Note: To operate the boosting circuit the oscillating circuit must be in operation.

VF = 0 : Voltage follower OFF
1 : Voltage follower ON

VC = 0 : Voltage regulating circuit OFF
1 : Voltage regulating circuit ON

- (5) System Set
This command set the use or non-use of display lines and CG RAM.
Execute this command first after turning on the power supply or after resetting.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	N2	N1	*	PS

* : Don't Care

CG = 0 : Use of CG RAM
1 : Non-use of CG RAM

N2 N1
0 0 : 2 lines
0 1 : 3 lines
1 0 : 4 lines

- (6) Electronic Volume Register Set
This command controls the liquid crystal driving voltage V5 output from the voltage regulating circuit of the built-in liquid crystal power supply,

thereby adjusting the gradation of liquid crystal display.

When data is set in the 4-bit register, the liquid crystal driving voltage can take one of 16 voltage states.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	1	MSB	*	*	LSB

Hex Code
70H to 7FH

MSB	.	.	LSB	V5	IREF
0	0	0	0	Small	0.0μA
			:	:	:
			:	:	:
1	1	1	1	Large	3.65μA

When the electronic volume function is not used, set (A3, A2, A1, A0) = (0, 0, 0, 0).

- (7) RAM Address Set
This command sets addresses to write data into the DD RAM, CG RAM and symbol register in the address counter.

When the cursor is displayed, the cursor is displayed at the display position corresponding to the DDRAM address set by this command.

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1							

- The settable address length is ADDRESS = 00H to 7FH.
- Before writing data into the RAM, set the data write address by this command. Next, when data is written in succession, the address is automatically incremented.

RAM Map

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00H	C G R A M (0 0 H)							-	C G R A M (0 1 H)							-
10H	C G R A M (0 2 H)							-	C G R A M (0 3 H)							-
20H	Unused															
30H	DDRAM line 1										For signals			Unused		
40H	DDRAM line 2										For signals			"		
50H	DDRAM line 3										For signals			"		
60H	DDRAM line 4										For signals			"		
70H	Symbol register															"

- : Unused
For signals : Output from SEGS2 to SEGS6.


(8) Data Write

A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	DATA							

- ① This command writes data into the DD RAM, CG RAM or symbol register.
- ② After this command is executed, the address counter is automatically incremented by 1. This permits writing data in succession.

<Example of Data Writing>

The following is an example of writing one-line data into the DD RAM in succession.



Note: When executing instructions in succession, reserve a time exceeding t_{CYC} and execute the next instruction.

S1D12304/12305 Series

Table 4 S1D12304/S1D12305 Command List

Command	Code											Function
	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0		
(1) Cursor Home	0	0	0	0	0	1	*	*	*	*		Moves the cursor to the home position.
(2) Display ON/OFF Control	0	0	0	0	1	1	C	B	DC	D		Sets cursor ON/OFF (C), cursor blink ON/OFF (B), double cursor ON/OFF (DC) and display ON/OFF (D). C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink ON) 0 (blink OFF) DC = 1 (double cursor ON) 0 (double cursor OFF), D = 1 (display ON) 0 (display OFF)
(3) Power Save	0	0	0	1	0	0	*	*	0	PS		Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (0). PS = 1 (power save ON) 0 (power save OFF), 0 = 1 (oscillating circuit ON) 0 (oscillating circuit OFF)
(4) Power Control	0	0	0	1	0	1	0	VC	VF	P		Sets voltage regulating circuit ON/OFF and boosting circuit ON/OFF (P). VC = 1 (voltage regulating circuit ON) 0 (voltage regulating circuit OFF) VF = 1 (voltage follower ON) 0 (voltage follower OFF), P = 1 (boosting circuit ON) 0 (boosting circuit OFF)
(5) System Set	0	0	0	1	1	0	N2	N1	*	CG		Sets the use or non-use of CG RAM and display lines (N2, N1). CG = 1 (use of CG RAM) 0 (non-use of CG RAM), N2, N1 = 0, 0 (2 lines) 0, 1 (3 lines) 1, 0 (4 lines)
(6) Electronic Volume Register	0	0	0	1	1	1	MSB	LSB				Sets the electronic volume register value.
(7) RAM Address Set	0	0	1	ADDRESS								Sets the DD RAM, CG RAM or symbol register address.
(8) RAM Write	1	0	DATA								Writes data into the DD RAM, CG RAM or symbol register address.	
(9) NOP	0	0	0	0	0	0	0	0	0	0		Non-operation command
(10) Test Mode	0	0	0	0	0	0	1	0	1	0		Command for IC chip test. Don't use this command.

8. CHARACTER GENERATOR

Character Generator ROM (CG ROM)

The S1D12304/12305 is provided with a character generator ROM consisting of a up to 256-type characters. Each character size is 5×7 dots.

Table 5 shows a character code table of the S1D123**D**** Series.

The 4characters of character codes 00H to 03H are set by the System Set command to specify for which of CG ROM and CG RAM they are to be used.

The CG ROM of the S1D12304/12305 is a mask ROM and compatible with the use-dedicated CG ROM. Please ask us for further information of it.

Regarding changed CG ROM, it is defined in product name as follows:

(Example) S1D12305D**A*

↑
Digit for CG ROM
pattern change

Table 5

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
	8																
	9																
	A																
	B																
	C																
	D																
	E																
	F																

S1D123**D11**

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1	士	三	又	△	丫	人	人	人	人	人	×	尸	二	3	4	5
	2	!	"	#	\$	%	&	'	()	*	+	,	-	.	/	×
	3	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
	4	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
	5	P	Q	R	S	T	U	V	W	X	Y	Z	[\]	^	_
	6	`	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
	7	p	q	r	s	t	u	v	w	x	y	z	{		}	~	
	8	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
	9	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
	A	P	Q	R	S	T	U	V	W	X	Y	Z	[\]	^	_
	B	`	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
	C	p	q	r	s	t	u	v	w	x	y	z	{		}	~	
	D	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
	E	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
	F	P	Q	R	S	T	U	V	W	X	Y	Z	[\]	^	_

S1D12304/12305 Series

S1D123**D16**

		Lower 4 Bit of Code															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4 Bit of Code	0																
	1	▲	▼	↘	●	○	■	□	△	▽	◇	◇	◇	◇	◇	◇	◇
	2		!	"	#	\$	%	&	'	()	*	+	,	-	.	/
	3	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
	4	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
	5	P	Q	R	S	T	U	V	W	X	Y	Z	[\]	^	_
	6	~	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
	7	p	q	r	s	t	u	v	w	x	y	z	{		}	~	
	8	▬	▬	▬	▬	▬	▬	▬	▬	▬	▬	▬	▬	▬	▬	▬	▬
	9	■	□	■	□	■	□	■	□	■	□	■	□	■	□	■	□
	A	▲	▼	↘	↙	↗	↖	↕	↔	↠	↡	↢	↣	↤	↥	↦	↧
	B	↨	↩	↪	↫	↬	↭	↮	↯	↰	↱	↲	↳	↴	↵	↶	↷
	C	↸	↹	↺	↻	↼	↽	↾	↿	⇀	⇁	⇂	⇃	⇄	⇅	⇆	⇇
	D	⇈	⇉	⇊	⇋	⇌	⇍	⇎	⇏	⇐	⇑	⇒	⇓	⇔	⇕	⇖	⇗
	E	⇘	⇙	⇚	⇛	⇜	⇝	⇞	⇟	⇠	⇡	⇢	⇣	⇤	⇥	⇦	⇧
	F	⇨	⇩	⇪	⇫	⇬	⇭	⇮	⇯	⇰	⇱	⇲	⇳	⇴	⇵	⇶	⇷

Character Generator RAM (CG RAM)


The S1D12304/12305 Series is provided with a CG RAM that permits user-programming character patterns so that they can be displayed with a high degree of freedom for signal display.

Before using the CG RAM, select the use of CG RAM by the System Set command.

The capacity of the CG RAM is 140 bits and arbitrary patterns of 4 types consisting of 5×7 dots can be registered.

The relationship among CG RAM patterns, CG RAM addresses, and character codes is shown below.

Character code	RAM address	CGRAM data (character pattern)								Display	
		D7							D0		
00H 02H	00H to 06H 10H to 16H	0	*	*	*	0	1	1	1	1	
		1	*	*	*	1	0	0	0	0	
		2	*	*	*	1	0	0	0	0	
		3	*	*	*	0	1	1	1	1	
		4	*	*	*	0	0	0	0	1	
		5	*	*	*	0	0	0	0	1	
		6	*	*	*	1	1	1	1	0	
01H 03H	08H to 0EH 18H to 1EH	8	*	*	*	0	0	1	0	0	
		9	*	*	*	0	0	1	0	0	
		A	*	*	*	0	1	1	1	0	
		B	*	*	*	0	1	1	1	0	
		C	*	*	*	0	1	1	1	0	
		D	*	*	*	1	1	1	1	1	
		E	*	*	*	1	1	1	1	1	




S1D12304/12305 Series

Symbol Register

The S1D12304/12305 provided with a symbol register that permits displaying each symbol so that symbol display may be performed on the screen.

The capacity of the symbol register is 48 bits. In case of 48 symbols can be displayed.

The relationship among symbol register display patterns, RAM addresses and write data is shown below.




RAM address	Symbol Bits								
	D7				D0				
70H to 7BH	0	*	*	*	25	1	26	2	*
	1	*	*	*	27	3	28	4	*
	:	:							
	B	*	*	*	47	23	48	24	*

Bit
1: Display
0: Not display

- Notes:
1. We recommend to drive a symbol by dividing it into COMS2 and COMS3 separately if it is larger than other dots for 1.5 times or more.
 2. Do not cross a segment (other than those used for symbol display) with COMS2 or COMS3. If segment crossing is required, set the symbol registers of COMS3 to all zeros (0s).

9. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Standard value	Unit
Power supply voltage (1)	V _{SS}	-6.0 to +0.3	V
Power supply voltage (2)	V ₅	-16.0 to +0.3	V
Power supply voltage (3)	V ₁ , V ₂ , V ₃ , V ₄	V ₅ to +0.3	V
Input voltage	V _{IN}	V _{SS} -0.3 to +0.3	V
Output voltage	V _O	V _{SS} -0.3 to +0.3	V
Operating temperature	T _{opr}	-30 to +85	°C
Storage temperature	TCP	T _{str}	°C
	Bare chip		



- Notes:
1. All the voltage values are based on V_{DD} = 0 V.
 2. For voltages of V₁, V₂, V₃ and V₄, keep the condition of V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V₅ and V_{DD} ≥ V_{SS} ≥ V₅ ≥ V_{OUT} at all times.
 3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

10. DC CHARACTERISTICS

V_{DD} = 0 V, V_{SS} = -3.6 V to -2.4 V, T_a = -30 to 85°C unless otherwise specified.

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin	
Power supply voltage (1)	Recommended operation	V _{SS}		-3.6	-3.0	-2.4	V	V _{SS}	
	Operable			-5.5	-3.0	-2.4		*1	
Power supply voltage (2)	Recommended operation	V ₅		-8.0		-5.0	V	V ₅	
	Operable			-11.0		-4.5		*2	
	Operable	V ₁ , V ₂		0.6×V ₅		V _{DD}	V	V ₁ , V ₂	
	Operable	V ₃ , V ₄		V _{DD}		0.4×V ₅	V	V ₃ , V ₄	
HIGH-level input voltage		V _{IHC}		0.2×V _{SS}		V _{DD}	V	*3	
Low-level input voltage		V _{ILC}		V _{SS}		0.8×V _{SS}	V	*3	
Input leakage current		I _{LI}	V _{IN} = V _{DD} or V _{SS} -1.0		1.0	μA		*3	
LC driver ON resistance		R _{ON}	T _a =25°C V ₅ =-7.0V ΔV=0.1V		20	40	KΩ	COM,SEG *4	
Static current consumption		I _{DDQ}			0.1	5.0	μA	V _{DD}	
Dynamic current consumption		I _{DD}	Display state	V ₅ = -7 V without load			100	μA	V _{DD} *5
			Standby state	Oscillation ON, Power OFF			20	μA	V _{DD} *6
			Sleep state	Oscillation OFF, Power OFF			5	μA	V _{DD}
			Access state	f _{cyc} =200KHz			500	μA	V _{DD} *7
Frame frequency		f _{FR}	T _a =25°C V _{SS} =-3.0V	70	100	130	Hz	*11	
Input pin capacity		C _{IN}	T _a =25°C f=1MHz		5.0	8.0	pF	*3	
Reset time		t _R		1.0			μs	*8	
Reset pulse width		t _{RW}		10			μs	*9	
Reset start time		t _{RES}		50			ns	*9	
Built-in power supply	Input voltage	V _{SS}		-3.6		-2.4	V	*10	
	Booster output voltage	V _{OUT}	Double boosting state	-7.2			V	V _{OUT}	
			Triple boosting state	-10.8					
	Voltage follower operating voltage	V ₅		-11.0		-4.5	V		
	Reference voltage (standard)	V _{REG}	T _a = 25°C	-3.5	-3.1	-2.7	V	*12	
Reference voltage (option)	V _{REG(VS1)}	T _a = 25°C	-2.4	-2.1	-1.8	V	*12		

*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.

*2: The operating voltage range is applicable to the case where an external power supply is used.

*3: D0 to D5, D6 (SCL), D7 (SI), A0, RES, $\overline{\text{CS}}$ $\overline{\text{WR}}$ (E), P/S, IF

*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEG_n, SEG_{Sn}, COM_n or

COM_{Sn}, and each power pin (V₁, V₂, V₃ or V₄). It is specified in the range of operating voltage (2).

$$R_{ON} = 0.1 \text{ V} / \Delta I$$

(ΔI: Current flowing when 0.1 V is applied between the power and output)

*5: Applied if not accessed by the MPU during character display and if the built-in power circuit and oscillator are operating.

Display character.



- *6: This is applicable to the case where the built-in power circuit is OFF and the oscillating circuit is in operation in the standby mode.
- *7: Current consumption when data is always written by f_{cyc} .
The current consumption in the access state is almost proportional to the access frequency (f_{cyc}).
When no access is made, only $I_{DD(I)}$ occurs.
- *8: t_R (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the S1D123** usually enters the operating state after t_R .
- *9: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than t_{RW} is entered.

*10: When operating the boosting circuit, the power supply V_{SS} must be used within the input voltage range.

*11: The f_{OSC} frequency of the oscillator circuit for internal circuit drive may differ from the f_{BST} boosting clock on some models. The following provides the relationship between the f_{OSC} frequency, f_{BST} boosting clock, and f_{FR} frame frequency.

$$f_{OSC} = (\text{No. of digits}) \times (1/\text{Duty}) \times f_{FR}$$


$$f_{BST} = (1/2) \times (1/\text{No. of digits}) \times f_{OSC}$$

Example: The SED1230 has 13 digits of display and 1/30 duty.

$$f_{OSC} = 13 \times 30 \times 100 = 39 \text{ kHz}$$

$$f_{BST} = (1/2) \times (1/13) \times 39 \text{ K} = 1.5 \text{ kHz}$$

*12: The V_{REG} reference voltage has the temperature characteristics of approximately $-0.17\%/^{\circ}\text{C}$ (standard specifications). An optional model having the temperature characteristics of approximately $-0.04\%/^{\circ}\text{C}$ is also available. The CGROM modification rules apply to the optional models.




All signal timings are based on 20% and 80% of V_{SS} signals.

S1D12304/12305 Series

11. TIMING CHARACTERISTICS

(1) System Bus Write Characteristic I (80 series MPU)



[V_{SS} = -3.6 V to -2.4 V, T_a = -30 to 85°C unless otherwise specified]


Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, \overline{CS}	t _{AH8}		30		ns
Address setup time	A0, \overline{CS}	t _{AW8}		60		ns
System cycle time	\overline{WR}	t _{CYC8}	V _{SS} = -3.0 -2.7 -2.4	500 550 650		ns
Control pulse width (Write)	\overline{WR}	t _{CC}	V _{SS} = -3.0 -2.7 -2.4	100 120 150		ns
Data setup time	D0 to D7	t _{DS8}		100		ns
Data hold time	D0 to D7	t _{DH8}		50		ns

*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

*2: Every timing is specified on the basis of 20% and 80% of V_{SS}.

*3: For A0 and \overline{CS} , the same time is not required. Input signals so that A0 and \overline{CS} may satisfy t_{AW8} and t_{AH8} respectively.

(2) System Bus Write Characteristic II (68 series MPU)


 S1D12304/12305
Series

[V_{SS} = -3.6 V to -2.4 V, T_a = -30 to 85°C unless otherwise specified]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, \overline{CS}	t _{CYC6}	V _{SS} = -3.0 -2.7 -2.4	500 550 650		ns
Address setup time		t _{AW6}		60		
Address hold time		t _{AH6}		30		ns
Data setup time	D0 to D7	t _{DS6}		100		ns
Data hold time		t _{DH6}		50		ns
Enable pulse width	E	t _{EW}	V _{SS} = -3.0 -2.7 -2.4	100 120 150		ns


*1: t_{CYC6} denotes the cycle of the E signal in the \overline{CS} active state. t_{CYC6} must be reserved after \overline{CS} becomes active.

*2: For the rise and fall of an input signal, set a value not exceeding 25 ns.

*3: Every timing is specified on the basis of 20% and 80% of V_{SS}.

*4: For A0 and \overline{CS} , the same timing is not required. Input signals so that A0 and \overline{CS} may satisfy t_{AW6} and t_{AH6} respectively.

(3) Serial Interface



[V_{SS} = -3.6 V to -2.4 V, T_a = -30 to 85°C]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tSCYC	V _{SS} = -3.0	700		ns
			-2.7	800		ns
			-2.4	1000		ns
SCL HIGH pulse width		tSHW		300		ns
SCL LOW pulse width		tSLW		300		ns
Address setup time Address hold time	A0	tsAS tsAH	V _{SS} = -3.0	50		ns
			-2.7	350		ns
			-2.4	400		ns
Data setup time Data hold time	SI	tSDS tSDH		50		ns
				50		ns
CS-SCL time	CS	tcSS tcSH	V _{SS} = -3.0	150		ns
			-2.7	550		ns
			-2.4	650		ns
				700		ns


*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

*2: Every timing is specified on the basis of 20% and 80% of V_{SS}.


12. MPU INTERFACE (REFERENCE EXAMPLES)

The S1D12304/12305 Series can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used, the S1D12304/12305 Series can be operated by less signal lines.


80 Series MPU



68 Series MPU




Serial Interface



S1D12304/12305 Series

13. INTERFACE TO LCD CELLS (REFERENCE)



12 columns by 2 lines, 5×7-dot matrix segments and symbols



■ System Setup

N2	N1
0	0


14. LCD DRIVE WAVEFORMS (B WAVEFORMS)




S1D12304/12305 Series

15. INSTRUCTION SETUP EXAMPLE (REFERENCE)

(1) Initial setup



(2) Display mode




(Note 1)
(Note 1)

Note 1: Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area must satisfy the following conditions (for RAM clear).


- DDRAM: Write the 20H data (character code).
- CGRAM: Write the 00H data (null data).
- Symbol register: Write the 00H data (null data).

As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not, unexpected display may result.

(3-1) Selecting the Standby mode




(3-2) Releasing the Standby mode




Note 2: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

(4-1) Selecting the Sleep mode



(4-2) Releasing the Sleep mode



Note 3: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

S1D12304/12305 Series

S1D12400 Series

Contents

1. DESCRIPTION	6-1
2. FEATURES	6-1
3. BLOCK DIAGRAM	6-2
4. PAD	6-3
5. PIN DESCRIPTION	6-10
6. FUNCTION DESCRIPTION	6-13
7. COMMANDS	6-23
8. CHARACTER GENERATOR	6-38
9. ABSOLUTE MAXIMUM RATINGS	6-53
10. DC CHARACTERISTICS	6-54
11. AC CHARACTERISTICS	6-56
12. MPU INTERFACE CONNECTION EXAMPLES (FOR REFERENCE)	6-59
13. INTERFACE WITH LCD CELL (FOR REFERENCE)	6-60
14. LCD DRIVE WAVEFORM (B WAVEFORM)	6-63
15. INSTRUCTION SETUP EXAMPLE (REFERENCE)	6-64
16. OPTIONS LIST	6-66
17. EXAMPLE OF TCP ARRANGEMENT	6-67
18. EXAMPLE OF TCP	6-68

1. DESCRIPTION

The S1D12400 Series is a character display dot matrix LCD controller driver. This driver can display up to 64 characters and 6 user-defined characters, and up to 160 symbols according to the 4-bit, 8-bit or serial data which is sent from a microcomputer.

The built-in character generator ROM is provided with up to 544 types of character fonts having a structure of 5×8 dots. Up to 256 types can be continuously called by register option selection. This can cope with many different character fonts by uses and countries and permits a wider range of use. This driver incorporates a user-defined character RAM for 6 characters of 5×8 dots and can be used for the display of higher degree of freedom by means of a symbol register.


The driver can operate handy units at the minimum power consumption by using its merit of lower power consumption, standby mode, and sleep mode.

2. FEATURES

- Built-in display data RAM 80-character + 6-character user-defined characters + 160 symbols
- CGROM (for up to 544 characters), CGRAM (6 characters), symbol register (160 symbols)
- Display digits \times Number of lines
 - <Ordinary mode>
 - ① (16 digits) \times 4 lines + 160 symbols + 10 static icons (S1D12400)
 - ② (16 digits) \times 3 lines + 160 symbols + 10 static icons (S1D12401)
 - ③ (16 digits) \times 2 lines + 160 symbols + 10 static icons (S1D12402)
 - <Standby mode>
 - ① 10 static icons (S1D12400)
 - ② 10 static icons (S1D12401)
 - ③ 10 static icons (S1D12402)
- Vertical double-size display function
- Line vertical scroll function
- Line blink function
- Symbol blink function
- Built-in CR oscillating circuit (Built-in C, R)
- External clock input
- High-speed MPU interface
 - Interface with both MPUs of 68 series/80 series
 - Interface by 4 bits/8 bits
- Serial interface
- Character font 5×8 dots
- Duty ratio
 - ① 1/34 (S1D12400)
 - ② 1/26 (S1D12401)
 - ③ 1/18 (S1D12402)
- Simple command setup
- Built-in liquid crystal drive power circuit
 - The boosting circuit, voltage regulating circuit, voltage follower $\times 4$, and resistor for power regulating circuit for bias select commands are incorporated.
- Built-in electronic volume function
- Lower power consumption
 - 80 μ A max (at ordinary operation (during display): Including the internal power supply operating current)
 - 500 μ A max (at ordinary operation (during access): $f_{cyc} = 200$ KHz, including the internal power supply operating current)
 - 20 μ A max (in standby mode: Oscillation ON, power OFF, static icon display)
 - 5 μ A max (in sleep mode: oscillation OFF, power OFF, display OFF)
- Power supply:


VDD - VSS	1.8 V to 5.5 V
VDD - VSS2	1.8 V to 5.5 V
VDD - V5	5.5 V to 16.0 V
- Wide operating temperature range
 - $T_a = -30$ to $+85^\circ\text{C}$
- CMOS process
- Pad pitch 90 μ m Min
- Delivery form
 - Chip (gold bump product) S1D124**D****
 - TCP S1D124**T****
- This IC is not designed against radiation and strong light and noise.

3. BLOCK DIAGRAM



4. PAD

Pad Layout



S1D124*****
 ↑
 Digits for CGROM pattern change
 Number of display line
 00: 4-line display
 01: 3-line display
 02: 2-line display

Chip size: 8.70 × 2.80 mm
 Pad pitch: 90 μm (Min.)
 Chip thickness (reference value): 625 ± 50 μm (S1D124**D****)

Au bump specifications

Bump size A TYPE 60.0 μm × 81.5 μm
 B TYPE 81.5 μm × 60.0 μm
 C TYPE 85.0 μm × 85.0 μm
 D TYPE 60.0 μm × 85.0 μm
 Bump height (reference value) 22.5 μm ± 5.5 μm
 (For bump types, refer to the pad coordinate diagram.)

Note: The board of this IC has VDD potential. It is recommended to stabilize power supply by connecting the board to the VDD potential at the time of mounting.

S1D12400 Series

Pad Center Coordinate

<S1D12400****>

PAD			COORDINATES		PAD			COORDINATES	
No.	Name	[BUMP TYPE]	X	Y	No.	Name	[BUMP TYPE]	X	Y
1	NC	[B TYPE]	-4191	-1250	55	P/S	[C TYPE]	1543	-1237
2	NC	[C TYPE]	-3941	-1237	56	VDD	[C TYPE]	1664	
3	NC	[C TYPE]	-3836		57	IF	[C TYPE]	1784	
4	NC	[C TYPE]	-3555		58	VSS	[C TYPE]	1904	
5	A0	[C TYPE]	-3403		59	C86	[C TYPE]	2024	
6	WR	[C TYPE]	-3283		60	VDD	[C TYPE]	2145	
7	CS	[C TYPE]	-3163		61	RES	[C TYPE]	2265	
8	D7	[C TYPE]	-3043		62	VDD	[C TYPE]	2385	
9	D6	[C TYPE]	-2922		63	(FSA)	[C TYPE]	2505	
10	D5	[C TYPE]	-2802		64	(FSB)	[C TYPE]	2636	
11	D4	[C TYPE]	-2682		65	(FSC)	[C TYPE]	2767	
12	D3	[C TYPE]	-2562		66	(FS0)	[C TYPE]	2897	
13	D2	[C TYPE]	-2441		67	(FS1)	[C TYPE]	3028	
14	D1	[C TYPE]	-2321		68	(FS2)	[C TYPE]	3159	
15	D0	[C TYPE]	-2201		69	(FS3)	[C TYPE]	3289	
16	VDD	[D TYPE]	-2089		70	VDD	[C TYPE]	3420	
17	VDD	[D TYPE]	-1999		71	VDD	[C TYPE]	3550	
18	VDD	[D TYPE]	-1909		72	NC	[C TYPE]	3689	
19	VSS	[D TYPE]	-1820		73	NC	[C TYPE]	3794	
20	VSS	[D TYPE]	-1730		74	NC	[C TYPE]	3899	
21	V5	[D TYPE]	-1641		75	NC	[B TYPE]	4191	-1250
22	V5	[D TYPE]	-1551		76	COMSA	[B TYPE]		-1098
23	V4	[D TYPE]	-1461		77	SEGSF	[B TYPE]		-978
24	V4	[D TYPE]	-1371		78	SEGSG	[B TYPE]		-858
25	V3	[D TYPE]	-1282		79	SEGSH	[B TYPE]		-737
26	V3	[D TYPE]	-1192		80	SEGSI	[B TYPE]		-617
27	V2	[D TYPE]	-1102		81	SEGSJ	[B TYPE]		-497
28	V2	[D TYPE]	-1013		82	COMS1	[B TYPE]		-394
29	V1	[D TYPE]	-923		83	COM1	[B TYPE]		-305
30	V1	[D TYPE]	-833		84	COM2	[B TYPE]		-215
31	V0	[D TYPE]	-744		85	COM3	[B TYPE]		-125
32	V0	[D TYPE]	-654		86	COM4	[B TYPE]		-36
33	VR	[D TYPE]	-564		87	COM5	[B TYPE]		54
34	VR	[D TYPE]	-474		88	COM6	[B TYPE]		144
35	VOUT	[D TYPE]	-385		89	COM7	[B TYPE]		234
36	VOUT	[D TYPE]	-295		90	COM8	[B TYPE]		323
37	CAP2-	[D TYPE]	-205		91	COM9	[B TYPE]		413
38	CAP2-	[D TYPE]	-116		92	COM10	[B TYPE]		503
39	CAP2+	[D TYPE]	-26		93	COM11	[B TYPE]		592
40	CAP2+	[D TYPE]	64		94	COM12	[B TYPE]		682
41	CAP1-	[D TYPE]	153		95	COM13	[B TYPE]		772
42	CAP1-	[D TYPE]	243		96	COM14	[B TYPE]		861
43	CAP1+	[D TYPE]	333		97	COM15	[B TYPE]		951
44	CAP1+	[D TYPE]	423		98	COM16	[B TYPE]		1041
45	VSS	[D TYPE]	512		99	COMS1	[B TYPE]		1131
46	VSS	[D TYPE]	602		100	NC	[B TYPE]		1251
47	VSS2	[D TYPE]	692		101	NC	[A TYPE]	3915	1240
48	VSS2	[D TYPE]	781		102	NC	[A TYPE]	3810	
49	VDD	[D TYPE]	871		103	SEG1	[A TYPE]	3547	
50	VDD	[D TYPE]	961		104	SEG2	[A TYPE]	3458	
51	VDD	[D TYPE]	1050		105	SEG3	[A TYPE]	3368	
52	CK	[C TYPE]	1183		106	SEG4	[A TYPE]	3278	
53	Vs1	[C TYPE]	1303		107	SEG5	[A TYPE]	3188	
54	VSS	[C TYPE]	1423		108	SEG6	[A TYPE]	3099	

PAD		COORDINATES		PAD		COORDINATES	
No.	Name [BUMP TYPE]	X	Y	No.	Name [BUMP TYPE]	X	Y
109	SEG7 [A TYPE]	3009	1240	160	SEG58 [A TYPE]	-1566	1240
110	SEG8 [A TYPE]	2919		161	SEG59 [A TYPE]	-1655	
111	SEG9 [A TYPE]	2830		162	SEG60 [A TYPE]	-1745	
112	SEG10 [A TYPE]	2740		163	SEG61 [A TYPE]	-1835	
113	SEG11 [A TYPE]	2650		164	SEG62 [A TYPE]	-1924	
114	SEG12 [A TYPE]	2561		165	SEG63 [A TYPE]	-2014	
115	SEG13 [A TYPE]	2471		166	SEG64 [A TYPE]	-2104	
116	SEG14 [A TYPE]	2381		167	SEG65 [A TYPE]	-2194	
117	SEG15 [A TYPE]	2291		168	SEG66 [A TYPE]	-2283	
118	SEG16 [A TYPE]	2202		169	SEG67 [A TYPE]	-2373	
119	SEG17 [A TYPE]	2112		170	SEG68 [A TYPE]	-2463	
120	SEG18 [A TYPE]	2022		171	SEG69 [A TYPE]	-2552	
121	SEG19 [A TYPE]	1933		172	SEG70 [A TYPE]	-2642	
122	SEG20 [A TYPE]	1843		173	SEG71 [A TYPE]	-2732	
123	SEG21 [A TYPE]	1753		174	SEG72 [A TYPE]	-2821	
124	SEG22 [A TYPE]	1664		175	SEG73 [A TYPE]	-2911	
125	SEG23 [A TYPE]	1574		176	SEG74 [A TYPE]	-3001	
126	SEG24 [A TYPE]	1484		177	SEG75 [A TYPE]	-3091	
127	SEG25 [A TYPE]	1394		178	SEG76 [A TYPE]	-3180	
128	SEG26 [A TYPE]	1305		179	SEG77 [A TYPE]	-3270	
129	SEG27 [A TYPE]	1215		180	SEG78 [A TYPE]	-3360	
130	SEG28 [A TYPE]	1125		181	SEG79 [A TYPE]	-3449	
131	SEG29 [A TYPE]	1036		182	SEG80 [A TYPE]	-3539	
132	SEG30 [A TYPE]	946		183	NC [A TYPE]	-3704	
133	SEG31 [A TYPE]	856		184	NC [A TYPE]	-3810	
134	SEG32 [A TYPE]	767		185	NC [A TYPE]	-3915	
135	SEG33 [A TYPE]	677		186	NC [B TYPE]	-4191	1251
136	SEG34 [A TYPE]	587		187	COMS2 [B TYPE]		1131
137	SEG35 [A TYPE]	497		188	COM32 [B TYPE]		1041
138	SEG36 [A TYPE]	408		189	COM31 [B TYPE]		951
139	SEG37 [A TYPE]	318		190	COM30 [B TYPE]		861
140	SEG38 [A TYPE]	228		191	COM29 [B TYPE]		772
141	SEG39 [A TYPE]	139		192	COM28 [B TYPE]		682
142	SEG40 [A TYPE]	49		193	COM27 [B TYPE]		592
143	SEG41 [A TYPE]	-41		194	COM26 [B TYPE]		503
144	SEG42 [A TYPE]	-130		195	COM25 [B TYPE]		413
145	SEG43 [A TYPE]	-220		196	COM24 [B TYPE]		323
146	SEG44 [A TYPE]	-310		197	COM23 [B TYPE]		234
147	SEG45 [A TYPE]	-400		198	COM22 [B TYPE]		144
148	SEG46 [A TYPE]	-489		199	COM21 [B TYPE]		54
149	SEG47 [A TYPE]	-579		200	COM20 [B TYPE]		-36
150	SEG48 [A TYPE]	-669		201	COM19 [B TYPE]		-125
151	SEG49 [A TYPE]	-758		202	COM18 [B TYPE]		-215
152	SEG50 [A TYPE]	-848		203	COM17 [B TYPE]		-305
153	SEG51 [A TYPE]	-938		204	COMS2 [B TYPE]		-394
154	SEG52 [A TYPE]	-1027		205	SEGSA [B TYPE]		-497
155	SEG53 [A TYPE]	-1117		206	SEGSB [B TYPE]		-617
156	SEG54 [A TYPE]	-1207		207	SEGSC [B TYPE]		-737
157	SEG55 [A TYPE]	-1297		208	SEGSD [B TYPE]		-858
158	SEG56 [A TYPE]	-1386		209	SEGSE [B TYPE]		-978
159	SEG57 [A TYPE]	-1476		210	COMSA [B TYPE]		-1098

(FS*) : This is a FUSE adjusting pin. Set it is the floating state.

CK pin : Fix it to VDD when it is not used.

S1D12400
Series

<S1D12401****>

PAD			COORDINATES		PAD			COORDINATES	
No.	Name	[BUMP TYPE]	X	Y	No.	Name	[BUMP TYPE]	X	Y
1	NC	[B TYPE]	-4191	-1250	55	P/S	[C TYPE]	1543	-1237
2	NC	[C TYPE]	-3941	-1237	56	VDD	[C TYPE]	1664	
3	NC	[C TYPE]	-3836		57	IF	[C TYPE]	1784	
4	NC	[C TYPE]	-3555		58	VSS	[C TYPE]	1904	
5	A0	[C TYPE]	-3403		59	C86	[C TYPE]	2024	
6	WR	[C TYPE]	-3283		60	VDD	[C TYPE]	2145	
7	CS	[C TYPE]	-3163		61	RES	[C TYPE]	2265	
8	D7	[C TYPE]	-3043		62	VDD	[C TYPE]	2385	
9	D6	[C TYPE]	-2922		63	(FSA)	[C TYPE]	2505	
10	D5	[C TYPE]	-2802		64	(FSB)	[C TYPE]	2636	
11	D4	[C TYPE]	-2682		65	(FSC)	[C TYPE]	2767	
12	D3	[C TYPE]	-2562		66	(FS0)	[C TYPE]	2897	
13	D2	[C TYPE]	-2441		67	(FS1)	[C TYPE]	3028	
14	D1	[C TYPE]	-2321		68	(FS2)	[C TYPE]	3159	
15	D0	[C TYPE]	-2201		69	(FS3)	[C TYPE]	3289	
16	VDD	[D TYPE]	-2089		70	VDD	[C TYPE]	3420	
17	VDD	[D TYPE]	-1999		71	VDD	[C TYPE]	3550	
18	VDD	[D TYPE]	-1909		72	NC	[C TYPE]	3689	
19	VSS	[D TYPE]	-1820		73	NC	[C TYPE]	3794	
20	VSS	[D TYPE]	-1730		74	NC	[C TYPE]	3899	
21	V5	[D TYPE]	-1641		75	NC	[B TYPE]	4191	-1250
22	V5	[D TYPE]	-1551		76	COMSA	[B TYPE]		-1098
23	V4	[D TYPE]	-1461		77	SEGSF	[B TYPE]		-978
24	V4	[D TYPE]	-1371		78	SEGSG	[B TYPE]		-858
25	V3	[D TYPE]	-1282		79	SEGSH	[B TYPE]		-737
26	V3	[D TYPE]	-1192		80	SEGSI	[B TYPE]		-617
27	V2	[D TYPE]	-1102		81	SEGSJ	[B TYPE]		-497
28	V2	[D TYPE]	-1013		82	COMS1	[B TYPE]		-394
29	V1	[D TYPE]	-923		83	COM1	[B TYPE]		-305
30	V1	[D TYPE]	-833		84	COM2	[B TYPE]		-215
31	V0	[D TYPE]	-744		85	COM3	[B TYPE]		-125
32	V0	[D TYPE]	-654		86	COM4	[B TYPE]		-36
33	VR	[D TYPE]	-564		87	COM5	[B TYPE]		54
34	VR	[D TYPE]	-474		88	COM6	[B TYPE]		144
35	VOUT	[D TYPE]	-385		89	COM7	[B TYPE]		234
36	VOUT	[D TYPE]	-295		90	COM8	[B TYPE]		323
37	CAP2-	[D TYPE]	-205		91	COM9	[B TYPE]		413
38	CAP2-	[D TYPE]	-116		92	COM10	[B TYPE]		503
39	CAP2+	[D TYPE]	-26		93	COM11	[B TYPE]		592
40	CAP2+	[D TYPE]	64		94	COM12	[B TYPE]		682
41	CAP1-	[D TYPE]	153		95	COM13	[B TYPE]		772
42	CAP1-	[D TYPE]	243		96	COM14	[B TYPE]		861
43	CAP1+	[D TYPE]	333		97	COM15	[B TYPE]		951
44	CAP1+	[D TYPE]	423		98	COM16	[B TYPE]		1041
45	VSS	[D TYPE]	512		99	COMS1	[B TYPE]		1131
46	VSS	[D TYPE]	602		100	NC	[B TYPE]		1251
47	VSS2	[D TYPE]	692		101	NC	[A TYPE]	3915	1240
48	VSS2	[D TYPE]	781		102	NC	[A TYPE]	3810	
49	VDD	[D TYPE]	871		103	SEG1	[A TYPE]	3547	
50	VDD	[D TYPE]	961		104	SEG2	[A TYPE]	3458	
51	VDD	[D TYPE]	1050		105	SEG3	[A TYPE]	3368	
52	CK	[C TYPE]	1183		106	SEG4	[A TYPE]	3278	
53	Vs1	[C TYPE]	1303		107	SEG5	[A TYPE]	3188	
54	VSS	[C TYPE]	1423		108	SEG6	[A TYPE]	3099	

PAD		COORDINATES		PAD		COORDINATES	
No.	Name [BUMP TYPE]	X	Y	No.	Name [BUMP TYPE]	X	Y
109	SEG7 [A TYPE]	3009	1240	160	SEG58 [A TYPE]	-1566	1240
110	SEG8 [A TYPE]	2919		161	SEG59 [A TYPE]	-1655	
111	SEG9 [A TYPE]	2830		162	SEG60 [A TYPE]	-1745	
112	SEG10 [A TYPE]	2740		163	SEG61 [A TYPE]	-1835	
113	SEG11 [A TYPE]	2650		164	SEG62 [A TYPE]	-1924	
114	SEG12 [A TYPE]	2561		165	SEG63 [A TYPE]	-2014	
115	SEG13 [A TYPE]	2471		166	SEG64 [A TYPE]	-2104	
116	SEG14 [A TYPE]	2381		167	SEG65 [A TYPE]	-2194	
117	SEG15 [A TYPE]	2291		168	SEG66 [A TYPE]	-2283	
118	SEG16 [A TYPE]	2202		169	SEG67 [A TYPE]	-2373	
119	SEG17 [A TYPE]	2112		170	SEG68 [A TYPE]	-2463	
120	SEG18 [A TYPE]	2022		171	SEG69 [A TYPE]	-2552	
121	SEG19 [A TYPE]	1933		172	SEG70 [A TYPE]	-2642	
122	SEG20 [A TYPE]	1843		173	SEG71 [A TYPE]	-2732	
123	SEG21 [A TYPE]	1753		174	SEG72 [A TYPE]	-2821	
124	SEG22 [A TYPE]	1664		175	SEG73 [A TYPE]	-2911	
125	SEG23 [A TYPE]	1574		176	SEG74 [A TYPE]	-3001	
126	SEG24 [A TYPE]	1484		177	SEG75 [A TYPE]	-3091	
127	SEG25 [A TYPE]	1394		178	SEG76 [A TYPE]	-3180	
128	SEG26 [A TYPE]	1305		179	SEG77 [A TYPE]	-3270	
129	SEG27 [A TYPE]	1215		180	SEG78 [A TYPE]	-3360	
130	SEG28 [A TYPE]	1125		181	SEG79 [A TYPE]	-3449	
131	SEG29 [A TYPE]	1036		182	SEG80 [A TYPE]	-3539	
132	SEG30 [A TYPE]	946		183	NC [A TYPE]	-3704	
133	SEG31 [A TYPE]	856		184	NC [A TYPE]	-3810	
134	SEG32 [A TYPE]	767		185	NC [A TYPE]	-3915	
135	SEG33 [A TYPE]	677		186	NC [B TYPE]	-4191	1251
136	SEG34 [A TYPE]	587		187	COMS2 [B TYPE]		1131
137	SEG35 [A TYPE]	497		188	*COM32 [B TYPE]		1041
138	SEG36 [A TYPE]	408		189	*COM31 [B TYPE]		951
139	SEG37 [A TYPE]	318		190	*COM30 [B TYPE]		861
140	SEG38 [A TYPE]	228		191	*COM29 [B TYPE]		772
141	SEG39 [A TYPE]	139		192	*COM28 [B TYPE]		682
142	SEG40 [A TYPE]	49		193	*COM27 [B TYPE]		592
143	SEG41 [A TYPE]	-41		194	*COM26 [B TYPE]		503
144	SEG42 [A TYPE]	-130		195	*COM25 [B TYPE]		413
145	SEG43 [A TYPE]	-220		196	COM24 [B TYPE]		323
146	SEG44 [A TYPE]	-310		197	COM23 [B TYPE]		234
147	SEG45 [A TYPE]	-400		198	COM22 [B TYPE]		144
148	SEG46 [A TYPE]	-489		199	COM21 [B TYPE]		54
149	SEG47 [A TYPE]	-579		200	COM20 [B TYPE]		-36
150	SEG48 [A TYPE]	-669		201	COM19 [B TYPE]		-125
151	SEG49 [A TYPE]	-758		202	COM18 [B TYPE]		-215
152	SEG50 [A TYPE]	-848		203	COM17 [B TYPE]		-305
153	SEG51 [A TYPE]	-938		204	COMS2 [B TYPE]		-394
154	SEG52 [A TYPE]	-1027		205	SEGSA [B TYPE]		-497
155	SEG53 [A TYPE]	-1117		206	SEGSB [B TYPE]		-617
156	SEG54 [A TYPE]	-1207		207	SEGSC [B TYPE]		-737
157	SEG55 [A TYPE]	-1297		208	SEGSD [B TYPE]		-858
158	SEG56 [A TYPE]	-1386		209	SEGSE [B TYPE]		-978
159	SEG57 [A TYPE]	-1476		210	COMSA [B TYPE]		-1098

(FS*) : This is a FUSE adjusting pin. Set it in the floating state.

CK pin : Fix it to VDD when it is not used.

*: Don't connect COM25 to COM32.

S1D12400
Series

<S1D12402****>

PAD			COORDINATES		PAD			COORDINATES	
No.	Name	[BUMP TYPE]	X	Y	No.	Name	[BUMP TYPE]	X	Y
1	NC	[B TYPE]	-4191	-1250	55	P/S	[C TYPE]	1543	-1237
2	NC	[C TYPE]	-3941	-1237	56	VDD	[C TYPE]	1664	
3	NC	[C TYPE]	-3836		57	IF	[C TYPE]	1784	
4	NC	[C TYPE]	-3555		58	VSS	[C TYPE]	1904	
5	A0	[C TYPE]	-3403		59	C86	[C TYPE]	2024	
6	WR	[C TYPE]	-3283		60	VDD	[C TYPE]	2145	
7	CS	[C TYPE]	-3163		61	RES	[C TYPE]	2265	
8	D7	[C TYPE]	-3043		62	VDD	[C TYPE]	2385	
9	D6	[C TYPE]	-2922		63	(FSA)	[C TYPE]	2505	
10	D5	[C TYPE]	-2802		64	(FSB)	[C TYPE]	2636	
11	D4	[C TYPE]	-2682		65	(FSC)	[C TYPE]	2767	
12	D3	[C TYPE]	-2562		66	(FS0)	[C TYPE]	2897	
13	D2	[C TYPE]	-2441		67	(FS1)	[C TYPE]	3028	
14	D1	[C TYPE]	-2321		68	(FS2)	[C TYPE]	3159	
15	D0	[C TYPE]	-2201		69	(FS3)	[C TYPE]	3289	
16	VDD	[D TYPE]	-2089		70	VDD	[C TYPE]	3420	
17	VDD	[D TYPE]	-1999		71	VDD	[C TYPE]	3550	
18	VDD	[D TYPE]	-1909		72	NC	[C TYPE]	3689	
19	VSS	[D TYPE]	-1820		73	NC	[C TYPE]	3794	
20	VSS	[D TYPE]	-1730		74	NC	[C TYPE]	3899	
21	V5	[D TYPE]	-1641		75	NC	[B TYPE]	4191	-1250
22	V5	[D TYPE]	-1551		76	COMSA	[B TYPE]		-1098
23	V4	[D TYPE]	-1461		77	SEGSF	[B TYPE]		-978
24	V4	[D TYPE]	-1371		78	SEGSG	[B TYPE]		-858
25	V3	[D TYPE]	-1282		79	SEGSH	[B TYPE]		-737
26	V3	[D TYPE]	-1192		80	SEGSI	[B TYPE]		-617
27	V2	[D TYPE]	-1102		81	SEGSJ	[B TYPE]		-497
28	V2	[D TYPE]	-1013		82	COMS1	[B TYPE]		-394
29	V1	[D TYPE]	-923		83	COM1	[B TYPE]		-305
30	V1	[D TYPE]	-833		84	COM2	[B TYPE]		-215
31	V0	[D TYPE]	-744		85	COM3	[B TYPE]		-125
32	V0	[D TYPE]	-654		86	COM4	[B TYPE]		-36
33	VR	[D TYPE]	-564		87	COM5	[B TYPE]		54
34	VR	[D TYPE]	-474		88	COM6	[B TYPE]		144
35	VOUT	[D TYPE]	-385		89	COM7	[B TYPE]		234
36	VOUT	[D TYPE]	-295		90	COM8	[B TYPE]		323
37	CAP2-	[D TYPE]	-205		91	COM9	[B TYPE]		413
38	CAP2-	[D TYPE]	-116		92	COM10	[B TYPE]		503
39	CAP2+	[D TYPE]	-26		93	COM11	[B TYPE]		592
40	CAP2+	[D TYPE]	64		94	COM12	[B TYPE]		682
41	CAP1-	[D TYPE]	153		95	COM13	[B TYPE]		772
42	CAP1-	[D TYPE]	243		96	COM14	[B TYPE]		861
43	CAP1+	[D TYPE]	333		97	COM15	[B TYPE]		951
44	CAP1+	[D TYPE]	423		98	COM16	[B TYPE]		1041
45	VSS	[D TYPE]	512		99	COMS1	[B TYPE]		1131
46	VSS	[D TYPE]	602		100	NC	[B TYPE]		1251
47	VSS2	[D TYPE]	692		101	NC	[A TYPE]	3915	1240
48	VSS2	[D TYPE]	781		102	NC	[A TYPE]	3810	
49	VDD	[D TYPE]	871		103	SEG1	[A TYPE]	3547	
50	VDD	[D TYPE]	961		104	SEG2	[A TYPE]	3458	
51	VDD	[D TYPE]	1050		105	SEG3	[A TYPE]	3368	
52	CK	[C TYPE]	1183		106	SEG4	[A TYPE]	3278	
53	Vs1	[C TYPE]	1303		107	SEG5	[A TYPE]	3188	
54	VSS	[C TYPE]	1423		108	SEG6	[A TYPE]	3099	

PAD		COORDINATES		PAD		COORDINATES	
No.	Name [BUMP TYPE]	X	Y	No.	Name [BUMP TYPE]	X	Y
109	SEG7 [A TYPE]	3009	1240	160	SEG58 [A TYPE]	-1566	1240
110	SEG8 [A TYPE]	2919		161	SEG59 [A TYPE]	-1655	
111	SEG9 [A TYPE]	2830		162	SEG60 [A TYPE]	-1745	
112	SEG10 [A TYPE]	2740		163	SEG61 [A TYPE]	-1835	
113	SEG11 [A TYPE]	2650		164	SEG62 [A TYPE]	-1924	
114	SEG12 [A TYPE]	2561		165	SEG63 [A TYPE]	-2014	
115	SEG13 [A TYPE]	2471		166	SEG64 [A TYPE]	-2104	
116	SEG14 [A TYPE]	2381		167	SEG65 [A TYPE]	-2194	
117	SEG15 [A TYPE]	2291		168	SEG66 [A TYPE]	-2283	
118	SEG16 [A TYPE]	2202		169	SEG67 [A TYPE]	-2373	
119	SEG17 [A TYPE]	2112		170	SEG68 [A TYPE]	-2463	
120	SEG18 [A TYPE]	2022		171	SEG69 [A TYPE]	-2552	
121	SEG19 [A TYPE]	1933		172	SEG70 [A TYPE]	-2642	
122	SEG20 [A TYPE]	1843		173	SEG71 [A TYPE]	-2732	
123	SEG21 [A TYPE]	1753		174	SEG72 [A TYPE]	-2821	
124	SEG22 [A TYPE]	1664		175	SEG73 [A TYPE]	-2911	
125	SEG23 [A TYPE]	1574		176	SEG74 [A TYPE]	-3001	
126	SEG24 [A TYPE]	1484		177	SEG75 [A TYPE]	-3091	
127	SEG25 [A TYPE]	1394		178	SEG76 [A TYPE]	-3180	
128	SEG26 [A TYPE]	1305		179	SEG77 [A TYPE]	-3270	
129	SEG27 [A TYPE]	1215		180	SEG78 [A TYPE]	-3360	
130	SEG28 [A TYPE]	1125		181	SEG79 [A TYPE]	-3449	
131	SEG29 [A TYPE]	1036		182	SEG80 [A TYPE]	-3539	
132	SEG30 [A TYPE]	946		183	NC [A TYPE]	-3704	
133	SEG31 [A TYPE]	856		184	NC [A TYPE]	-3810	
134	SEG32 [A TYPE]	767		185	NC [A TYPE]	-3915	
135	SEG33 [A TYPE]	677		186	NC [B TYPE]	-4191	1251
136	SEG34 [A TYPE]	587		187	COMS2 [B TYPE]		1131
137	SEG35 [A TYPE]	497		188	*COM32 [B TYPE]		1041
138	SEG36 [A TYPE]	408		189	*COM31 [B TYPE]		951
139	SEG37 [A TYPE]	318		190	*COM30 [B TYPE]		861
140	SEG38 [A TYPE]	228		191	*COM29 [B TYPE]		772
141	SEG39 [A TYPE]	139		192	*COM28 [B TYPE]		682
142	SEG40 [A TYPE]	49		193	*COM27 [B TYPE]		592
143	SEG41 [A TYPE]	-41		194	*COM26 [B TYPE]		503
144	SEG42 [A TYPE]	-130		195	*COM25 [B TYPE]		413
145	SEG43 [A TYPE]	-220		196	*COM24 [B TYPE]		323
146	SEG44 [A TYPE]	-310		197	*COM23 [B TYPE]		234
147	SEG45 [A TYPE]	-400		198	*COM22 [B TYPE]		144
148	SEG46 [A TYPE]	-489		199	*COM21 [B TYPE]		54
149	SEG47 [A TYPE]	-579		200	*COM20 [B TYPE]		-36
150	SEG48 [A TYPE]	-669		201	*COM19 [B TYPE]		-125
151	SEG49 [A TYPE]	-758		202	*COM18 [B TYPE]		-215
152	SEG50 [A TYPE]	-848		203	*COM17 [B TYPE]		-305
153	SEG51 [A TYPE]	-938		204	COMS2 [B TYPE]		-394
154	SEG52 [A TYPE]	-1027		205	SEGSA [B TYPE]		-497
155	SEG53 [A TYPE]	-1117		206	SEGSB [B TYPE]		-617
156	SEG54 [A TYPE]	-1207		207	SEGSC [B TYPE]		-737
157	SEG55 [A TYPE]	-1297		208	SEGSD [B TYPE]		-858
158	SEG56 [A TYPE]	-1386		209	SEGSE [B TYPE]		-978
159	SEG57 [A TYPE]	-1476		210	COMSA [B TYPE]		-1098

(FS*) : This is a FUSE adjusting pin. Set it in the floating state.

CK pin : Fix it to VDD when it is not used.

*: Don't connect COM17 to COM32.

5. PIN DESCRIPTION

Power Supply Pins

Pin name	I/O	Description	No. of Pins									
Substrate potential		IC board is based on V _{DD} potential. To lock the board potential with V _{DD} .										
V _{DD}	Power supply	Connected to the logic power supply. This is used in common with the MPU power pin V _{CC} .	6									
V _{SS}	Power supply	0 V power pin that is connected to system GND.	4									
V ₀ , V ₁ V ₂ , V ₃ V ₄ , V ₅	Power supply	Multi-level power supply for liquid crystal drive. The voltage determined for the liquid crystal cell is applied by resistance-division or impedance conversion by operational amplifier. The potential is determined on V _{DD} and the following relations must be observed. $V_{DD} = V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$ $V_{DD} \geq V_5 \geq V_{OUT}$ $V_{DD} \geq V_{SS} \geq V_{SS2} \geq V_{OUT}$ When the built-in power supply is ON, the following voltages are given to V ₁ to V ₄ by command selection. <table style="display: inline-table; vertical-align: middle;"> <tr> <td style="padding-right: 10px;">$V_1 = 1/5 V_5$</td> <td rowspan="4" style="font-size: 2em; vertical-align: middle;">}</td> <td style="padding-left: 10px;">$1/4 V_5$</td> </tr> <tr> <td>$V_2 = 2/5 V_5$</td> <td>$2/4 V_5$</td> </tr> <tr> <td>$V_3 = 3/5 V_5$</td> <td>$2/4 V_5$</td> </tr> <tr> <td>$V_4 = 4/5 V_5$</td> <td>$3/4 V_5$</td> </tr> </table>	$V_1 = 1/5 V_5$	}	$1/4 V_5$	$V_2 = 2/5 V_5$	$2/4 V_5$	$V_3 = 3/5 V_5$	$2/4 V_5$	$V_4 = 4/5 V_5$	$3/4 V_5$	6
$V_1 = 1/5 V_5$	}	$1/4 V_5$										
$V_2 = 2/5 V_5$		$2/4 V_5$										
$V_3 = 3/5 V_5$		$2/4 V_5$										
$V_4 = 4/5 V_5$		$3/4 V_5$										
V _{S1}	O	Supply voltage output pin for oscillating circuit. Don't connect a load to the outside.	1									

LCD Power Circuit Pins

Pin name	I/O	Description	No. of Pins
CAP1+	O	Boosting condenser positive side connecting pin. Condenser is connected with the CAP1– pin.	1
CAP1–	O	Boosting condenser negative side connecting pin. Condenser is connected with the CAP1+ pin.	1
CAP2+	O	Boosting condenser positive side connecting pin. Condenser is connected with the CAP2– pin.	1
CAP2–	O	A boosting condenser negative side connecting pin. Condenser is connected with the CAP2+ pin.	1
V _{OUT}	O	Output pin for boosting. Smoothing condenser is connected with V _{DD} .	1
V _R	I	Voltage adjusting pin. Voltage between V _{DD} and V ₅ is given by resistance-division.	1
V _{SS2}	I	Boosting power pin. The voltage between V _{DD} and V _{SS2} is boosted by a specified multiple.	1

System Bus Connecting Pins

Pin name	I/O	Description	No. of Pins																																																																								
D7 (SI) D6 (SCL) D5 to D0	I	<p>8-bit input data bus which is connected to the 16-bit standard MPU data bus.</p> <p>Pin D7 and pin D6 function as a serial data input and a serial clock input at P/S = LOW, respectively.</p> <table border="1"> <thead> <tr> <th>Pin Mode</th> <th>P/S</th> <th>C86</th> <th>IF</th> <th>D7</th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3-D0</th> <th>\overline{CS}</th> <th>A0</th> <th>\overline{WR}</th> </tr> </thead> <tbody> <tr> <td>Serial I/F</td> <td>LOW</td> <td>HIGH or LOW</td> <td>—</td> <td>SI</td> <td>SCL</td> <td>OPEN</td> <td>OPEN</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>—</td> </tr> <tr> <td>68I/F 8bit</td> <td>HIGH</td> <td>HIGH</td> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3-D0</td> <td>\overline{CS}</td> <td>A0</td> <td>E</td> </tr> <tr> <td>68I/F 4bit</td> <td>HIGH</td> <td>HIGH</td> <td>LOW</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>E</td> </tr> <tr> <td>80I/F 8bit</td> <td>HIGH</td> <td>LOW</td> <td>HIGH</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3-D0</td> <td>\overline{CS}</td> <td>A0</td> <td>\overline{WR}</td> </tr> <tr> <td>80I/F 4bit</td> <td>HIGH</td> <td>LOW</td> <td>LOW</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>OPEN</td> <td>\overline{CS}</td> <td>A0</td> <td>\overline{WR}</td> </tr> </tbody> </table> <p>C86: An MPU selecting pin OPEN: OPEN is allowable, but it is recommend to fix it to one of potentials as a matter of noise-resistance characteristic. —: Either HIGH or LOW is allowable, but the potential should be fixed.</p>	Pin Mode	P/S	C86	IF	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}	Serial I/F	LOW	HIGH or LOW	—	SI	SCL	OPEN	OPEN	OPEN	\overline{CS}	A0	—	68I/F 8bit	HIGH	HIGH	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	E	68I/F 4bit	HIGH	HIGH	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	E	80I/F 8bit	HIGH	LOW	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}	80I/F 4bit	HIGH	LOW	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	\overline{WR}	8
Pin Mode	P/S	C86	IF	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}																																																																
Serial I/F	LOW	HIGH or LOW	—	SI	SCL	OPEN	OPEN	OPEN	\overline{CS}	A0	—																																																																
68I/F 8bit	HIGH	HIGH	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	E																																																																
68I/F 4bit	HIGH	HIGH	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	E																																																																
80I/F 8bit	HIGH	LOW	HIGH	D7	D6	D5	D4	D3-D0	\overline{CS}	A0	\overline{WR}																																																																
80I/F 4bit	HIGH	LOW	LOW	D7	D6	D5	D4	OPEN	\overline{CS}	A0	\overline{WR}																																																																
A0	I	<p>Usually used to distinguish data from a command to which the LSB of the MPU address bus is connected.</p> <p>LOW : Indicates that D0 to D7 are of a command. HIGH : Indicates that D0 to D7 are of data.</p>	1																																																																								
\overline{RES}	I	<p>Reset pin for initializing the whole IC. Be sure to input it once when the power supply is turned on. A reset operation is performed at the LOW level of the \overline{RES} signal.</p>	1																																																																								
C86	I	<p>MPU selecting pin. Fix it to HIGH or LOW depending on the MPU to be used.</p> <p>LOW : 80 series MPU interface HIGH : 68 series MPU interface</p>	1																																																																								
\overline{CS}	I	<p>Chip selecting pin. Usually, it inputs a signal that is obtained by decoding an address signal. Chip selection is enabled at the LOW level.</p>	1																																																																								
\overline{WR} (E)	I	<p><When the 80 series MPU is selected> Active LOW A pin for connecting the WR signal of the 80 series MPU. The signal on the data bus is latched at the rise of the \overline{WR} signal. <When the 68 series MPU is connected> Active HIGH Becomes an enable clock input of the 68 series MPU.</p>	1																																																																								
P/S	I	<p>A pin for selecting either serial interface or parallel interface.</p> <p>LOW : Serial interface HIGH : Parallel interface</p>	1																																																																								
IF	I	<p>A data bit length selecting pin at parallel interface.</p> <p>HIGH : 8-bit parallel interface LOW : 4-bit parallel interface At P/S = LOW, set pins D3 to D0 to VDD or Vss, or OPEN.</p>	1																																																																								
\overline{CK}	I	<p>An external clock input pin.</p> <p>When using the internal oscillating circuit, fix it to HIGH. When using an external clock input, the internal oscillating circuit must be turned off by command.</p>	1																																																																								

Liquid Crystal Drive Circuit Signals

Dynamic Drive Pins [S1D12400]

Pin name	I/O	Description	No. of Pins
COM1 to COM32	O	Common signal output pins (for characters)	32
COMS1, COMS2	O	Common signal output pins (for others than characters) COMS1, COMS2: Symbol output command output	4
SEG1 to SEG80	O	Segment signal output pins (for characters)	80

Dynamic Drive Pins [S1D12401]

Pin name	I/O	Description	No. of Pins
COM1 to COM24	O	Common signal output pins (for characters)	16
COMS1, COMS2	O	Common signal output pins (for others than characters) CMOS1, CMOS2: Symbol display common output	4
SEG1 to SEG80	O	Segment signal output pins (for characters)	80

Dynamic Drive Pins [S1D12402]

Pin name	I/O	Description	No. of Pins
COM1 to COM16	O	Common signal output pins (for characters) (Keep COM17 to COM32 unconnected.)	16
COMS1, COMS2	O	Common signal output pins (for others than characters) CMOS1, CMOS2: Symbol display common output	4
SEG1 to SEG80	O	Segment signal output pins (for characters)	80

Static Drive Pins

Pin name	I/O	Description	No. of Pins
COMSA	O	Common signal output pin (for static icons)	2
SEGS A to J	O	Segment signal output pins (for static icons)	10

Note: For the electrode of the liquid crystal display panel connected to the static drive terminal, it is recommended use the pattern separated from the electrode connected to the dynamic drive terminal. If this pattern is too close, the liquid crystal and electrode may be deteriorated.

6. FUNCTION DESCRIPTION

MPU Interfaces

In the S1D12400 series, an MPU type, interface bit length and interface method can be selected depending on pins IF, P/S and C86.

Selection of MPU

In the S1D12400 series, when parallel input is selected (P/S = HIGH), pin C86 has an MPU selecting function. When either HIGH or LOW is selected as the polarity of pin C86, the 80 series MPU or 68 series MPU can be selected as shown in Table 1.

Selection of an interface bit length (8 bits, 4 bits) is performed by pin IF.

Table 1

MPU type	Pin C86 state	Polarity of $\overline{\text{RES}}$ function input	MPU connection			
			A0	WR	CS	D0 to D7
68 series	HIGH level	LOW level active	A0	E	$\overline{\text{CS}}$	D0 to D7
80 series	LOW level		A0	$\overline{\text{WR}}$	$\overline{\text{CS}}$	D0 to D7

Selection of interface type


In the S1D12400 series, it is possible to select an 8-bit or 4-bit parallel interface or a serial interface that permits a data transfer through a serial input (SI). As the selecting method, set the polarity of pins of P/S and IF to HIGH or LOW.

Table 2

Interface type	Interface bit length	Selecting pin state		Pin state										
		P/S	IF	$\overline{\text{CS}}$	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
Parallel	8 bits	HIGH	HIGH	$\overline{\text{CS}}$	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
Parallel	4 bits	HIGH	LOW	$\overline{\text{CS}}$	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	OPEN or HIGH or LOW			
Serial	1 bit	LOW	HIGH or LOW	$\overline{\text{CS}}$	A0	HIGH or LOW	SI	SCL	OPEN or HIGH or LOW					

Interface with 4-bit MPU

When data is transferred by a 4-bit interface (IF = 0), 8-bit commands, data and addresses are divided into 2 parts for transfer. A timing example of the 80 series MPU is shown below.



Note: For continuous writing, perform it after securing a time exceeding the system cycle time (t_{cyc}).

Serial interface (P/S = LOW)

The serial interface consists of an 8-bit shift register and a 3-bit counter, and becomes ready to accept an SI input or SCL input in the chip selected state ($\overline{\text{CS}} = \text{LOW}$).

Unless any chip is selected, the shift register and the counter are reset to the initial state. (Refresh state)

Data is input in the order of D7, D6, ..., D0 from the serial data input pin (SI) at the rise of the serial clock (SCL). At the rising edge of the 8th serial clock, the data is converted into parallel data.

Whether the serial data input (SI) is display data or a command is identified and judged by A0 input. When A0 = HIGH, the data becomes display data. When A0 = LOW, the data becomes a command. The A0 input is read and identified at the rise of the 8 × nth serial clock (SCL) after chip selection.

S1D12400 Series

Fig. 1 shows a timing chart of the serial interface. In case of the SCL signal, extreme care should be taken about terminal reflection and external noise due to a wiring length. Accordingly, it is recommended to make an operation check. It is also recommended to periodically refresh the each command write state to prevent a malfunction from being caused by noise.




Fig. 1 Serial Interface Input Timing

Identification of data bus signals

The S1D12400 series identifies each data bus signal by a combination of A0 and \overline{WR} (E) as shown in Table 3.

Table 3

Common	68 series	80 series	Function
A0	(E)	WR	
1	1	0	Writes into the RAM and symbol register.
0	1	0	Writes into the internal register (commands)

Chip select

The S1D12400 series has chip select pin \overline{CS} . Only when $\overline{CS} = \text{LOW}$, the MPU interface is enabled. In the other states than the chip select state, D0 to D7 and A0, \overline{WR} , SI, and SCL inputs are invalidated. When an serial input interface is selected, the shift register and the counter are reset. However, the \overline{RES} input can be performed regardless of the \overline{CS} state.

Power Circuit

The power circuit built in the S1D12400 series is a low power consumption power circuit that generates a voltage required for liquid crystal drive, and consists of a boosting circuit, voltage regulating circuit, and voltage follower.

The power circuit capacity is set for a small-scale liquid crystal panel.

In the case of a liquid crystal panel with a large display capacity, the display quality may be remarkably degraded. In this case, an external power supply is required.

Functional selection is performed by power control commands.

Some parts of the external power supply and the internal power supply can be used together.

Table 4

	Boosting circuit	Voltage regulating circuit	Voltage follower	External voltage input	Boosting system pin
	○	○	○	VSS2	USE
Note 1	×	○	○	VOUT, VSS2	OPEN
Note 2	×	×	○	V5, VSS2	OPEN
Note 3	×	×	×	V1, V2, V3, V4, V5	OPEN

Note 1: When the boosting circuit is turned off, set the boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) to OPEN so that liquid crystal drive voltages may be applied to the VOUT pin from the outside.

Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, set the VOUT pin and the boosting system pins to OPEN and connect the V5 pin to give liquid crystal drive voltages from the outside.

Note 3: When all the built-in power supplies are turned off, liquid crystal drive voltages V1, V2, V3, V4, and V5 are supplied from the outside and set the CAP1+, CAP1-, VSS2 and VOUT pins to OPEN.

Boosting circuit

The S1D12400 series is provided with a boosting circuit for triple boosting and double boosting for the potential between VDD and VSS2.



For triple boosting, connect a capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between VDD and VOUT, and the VDD - VSS2 potential is triple-boosted to the negative side and output to the VOUT pin. For double boosting, connect a capacitor between CAP1+ and CAP1- and between VDD and VOUT, set CAP2+ to OPEN, and connect CAP2- to VOUT, and the VDD - VSS2

potential is double-boosted to the negative side and output to the VOUT pin.



Because the boosting circuit uses signals from the oscillator output, the internal oscillating circuit or the external clock must be in operation.

The relation of boosting voltages is shown below.

Set the potential between the VDD and VSS2 to ensure that the VOUT does not exceed the permissible operating voltage range of VSS - VOUT (V5) when double or triple boosted.



Potential relation of triple boosting voltages



Potential relation of double boosting voltages

* Set the VSS2 voltage range to ensure that VOUT terminal voltage does not exceed the permissible operating voltage range of VSS - VOUT and absolute maximum rating.

S1D12400 Series

Voltage regulating circuit

The boosting voltage generated at VOUT is output as a liquid crystal drive voltage of V5 through the voltage regulating circuit.


The S1D12400 series is provided with a high-precision constant-voltage source, a 32-step electronic volume function, and a V5 voltage regulating resistor. This permits constructing a high-precision voltage regulating

circuit with a small quantity of parts. The voltage regulating circuit outputs VEV and has a temperature gradient of about -0.05%.

As the V5 voltage regulating resistor, a built-in resistor or an external resistor can be selected by command as a matter of configuration.

[When using an external resistor (No use of V5 voltage regulating built-in resistor is set by command.)]

The V5 voltage can be obtained from the following expression ① by adjusting resistors Ra and Rb within the range of $|V5| < |VOUT|$.



$$V5 = \left(1 + \frac{Rb}{Ra}\right) \cdot VEV \dots\dots\dots ①$$

In this case, VEV is determined by the constant-voltage source in the IC and by setting the electronic volume. When the electronic volume value is (00000), VREG ≒ 2.0 V, being constant.

For voltage adjustment of V5 output, connect a variable resistor among VR, VDD, and V5. For fine voltage adjustment of V5 output, it is recommended to combine fixed resistors R1 and R3 with variable resistor R2.

[R1, R2 and R3 setup example]

- R1 + R2 + R3 = 1.2 MΩ (Determined by the current value I05 flowing between VDD and V5. Supposing I05 ≤ 5 μA)
- Minimum voltage of V5: -6 V (Determined by liquid crystal characteristic)
- Variable voltage range by R2: -4 to -6 V (Determined by the liquid crystal characteristic)
- When the electronic volume register is set to (0, 0, 0, 0, 0), VEV = 2.0 V (TYP). Accordingly, each resistor value can be calculated by the above conditions and expression ① as follows.

- R1 = 400 KΩ
- R2 = 200 KΩ
- R3 = 600 KΩ


Note 1: The input impedance of the VR pin is high, so it is necessary to take a proper measure against noise for short wiring and shielding wiring.

[When using the V5 voltage regulating built-in resistor (Use of V5 voltage regulating built-in resistor is set by command.)]
 When the V5 voltage regulating built-in resistor and the electronic volume function are used, the liquid crystal supply voltage V5 can be controlled and the density of liquid crystal display can be controlled by commands only without adding any external resistor.

The V5 voltage can be obtained by the following expression ② by adjusting resistors Ra and Rb within the range of $|V5| < |VOUT|$.

$$V5 = \left(1 + \frac{Rb}{Ra}\right) \cdot VEV \dots\dots\dots ②$$

In this case, VEV is determined by the constant-voltage source within the IC and by setting the electronic volume. When the electronic volume value is (00000), VREG ≈ 2.0 V, being constant.



The voltage range of the V5 output can be adjusted by changing the built-in resistor ratio $(1 + Rb/Ra)$ by command. Reference values are shown in Table 5 and Fig. 2.

Table 5 V5 voltage regulating built-in resistor ratio set values (reference values)

Command		$(1 + Rb/Ra)$
IR1	IR0	
0	0	2.81
0	1	3.27
1	0	3.72
1	1	4.21

V5 voltage by V5 voltage regulating built-in resistor ratio set value and electronic volume resistor value (reference value)
 [Fig. 2]





Fig. 2

S1D12400 Series

- Voltage regulating circuit using the electronic volume function
 When the electronic volume function is used, the liquid crystal drive voltage V5 can be controlled by the command to adjust the density of liquid crystal display. Regarding this method, set 5-bit data in the electronic

volume register, and the liquid crystal drive voltage V5 can take one of 32 states of voltage value. When the electronic volume function is used, the voltage regulating circuit must be turned on by the power control command.

[Constant setup example when using the electronic volume function]



$$V_5 = \left(1 + \frac{R_b}{R_a}\right) \times V_{EV}$$

However: $V_{EV} = V_{REG} - \alpha$

$$\alpha = V_{REG} / 150$$

Table 6

No.	Electronic volume register	α	V5
0	(0, 0, 0, 0, 0)	0	Large
1	(0, 0, 0, 0, 1)	1α	•
2	(0, 0, 0, 1, 0)	2α	•
3	(0, 0, 0, 1, 1)	3α	•
•	•	•	•
•	•	•	•
30	(1, 1, 1, 1, 0)	$n-1\alpha$	•
31	(1, 1, 1, 1, 1)	$n\alpha$	Small

When the electronic volume function is not used, set the electronic volume register to (0,0,0,0,0).

Liquid crystal voltage generating circuit


The V5 potential is resistance-divided by the built-in resistor of the IC or external resistors Ra and Rb, generating potentials V1, V2, V3, and V4 required for liquid crystal drive. Furthermore, potentials V1, V2, V3, and V4 are impedance-converted by the voltage follower and supplied to the liquid crystal drive circuit.

Regarding the liquid crystal drive voltage, the 1/5 bias or 1/4 bias can be selected by command. For liquid crystal power pins, capacitors C2 for voltage stabilization must be connected to pins V1 to V5 externally.


A reference circuit example of each case is shown below.

- ① Using all of the boosting circuit, power regulating circuit, and voltage follower


[When using a V5 voltage regulating built-in resistor]
(Example of Vss2 = Vss, triple boosting)




[When using no V5 voltage regulating built-in resistor]
(Example of Vss2 = Vss, triple boosting)



(Example of Vss2 = Vss, double boosting)



(Example of Vss2 = Vss, double boosting)




Reference set values: C1: 0.47 to 4.7 μ F It is recommended to set optimum values suitable for the panel size in capacitors C1 and C2 while watching the liquid crystal display and drive waveforms.
C2: 0.1 to 4.7 μ F


S1D12400 Series

② Using only the voltage regulating circuit and the voltage follower.


[When using a V5 voltage regulating built-in resistor]
(Example of Vss2 = Vss)




[When using no V5 voltage regulating built-in resistor]
(Example of Vss2 = Vss)



(Example of Vss2 = Vss)



(Example of Vss2 = Vss)



Reference set values: C1: 0.47 to 4.7 μ F It is recommended to set optimum values suitable for the panel size in C2: 0.1 to 4.7 μ F capacitors C1 and C2 while watching the liquid crystal display and drive waveforms.


*1 Because the input impedance of the VR pin is high, use a short wire and a shielding wire.

*2 Determine C1 and C2 values depending on the size of the LCD panel to be driven. Set proper values that permit stabilizing the liquid crystal drive voltages.

- [Setting example]
- Turn on the voltage regulating circuit and the voltage follower and give a voltage to VOUT from the outside.
 - Display a LCD heavy load pattern like horizontal stripes and determine a C2 value so that the liquid crystal drive voltages (V1 to V5) may be stabilized. However, it is necessary to set the same capacity value in C2 in every case.
 - Next, turn on the built-in power supply and determine a C1 value.

*3 Connect a capacity between VDD and Vss for voltage stabilization.

When driving a liquid crystal panel with heavy alternating or direct current load using an internal power supply



High power mode

The power circuit built-in the S1D1240 series is a LOW power consumption type. (when the high power mode is OFF)

Accordingly, in the case of a large load liquid crystal or panel, the display quality may be degraded. In this case, the display quality can be improved by entering HPM = '1' by command. Before determining whether or not to use this mode, it is recommended to make a display check with a real machine.

In case the display quality cannot be improved satisfactorily though the high power mode is set, a liquid crystal drive power must be supplied from the outside.

Low Power Consumption Mode

The S1D1240 series is provided with the standby mode/sleep mode to attain LOW power consumption in the standby status of the unit.

● Standby mode

The standby mode is turned on and off by the power save command and display off/booster circuit off command. Only static icons can be displayed.

- Liquid crystal display output
COM1 to COM32, COMS1, COMS2: VDD level
SEG1 to SEG80: VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Can be caused to come on by static drive.
Control the static icon display by SEGSA, B, C, D, E, F, G, H, I, J, COMSA by the static icon RAM.
- Contents of DDRAM, CGRAM, and symbol register
The written contents are kept in memory regardless of the ON/OFF status of the standby mode.
- The operation mode remains in the status provided before execution of the standby mode. The internal circuit for dynamic display output is stopped.
- Oscillating circuit
For static display, the oscillating circuit must be ON.

circuit, we recommend that you connect an external resistance in order to stabilize the level of the internal voltage follower outputs V1, V2, V3 and V4.

Reference setting value: R4: 100 k ohm to 1 M ohm

For resistance value R4, we recommend that you set it to an optimum value according to the liquid crystal panel indication and the drive waveform.

● Sleep mode

Turn off the power circuit and the oscillating circuit, set '0' in all the data of the static icon register, and execute the power save command.

Then, the sleep mode is set and the current consumption can be reduced to a value close to the static current.

- Liquid crystal display output
COM1 to COM32, COMS1, COMS2: VDD level
SEG1 to SEG80, SEGS1, 2, 4, 5: VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Set '0' in all the data of the static icon register and blink ON/OFF (for static icons).
- Contents of SSRAM, CGRAM and symbol register
The written contents can be kept in memory regardless of the ON/OFF status of the sleep mode.
- The operation mode remains in the status provided before execution of the sleep mode. All the internal circuits are stopped.
- Power circuit and oscillating circuit
Turn off the built-in power supply and oscillating circuit by the power save command and the power control command.

* Caution: If the oscillating circuit is stopped with the static icon register data and blinking kept off, previous display will remain on the icon. To avoid this, be sure to turn off the data and blinking before stopping the oscillating circuit.

Reset Circuit

When the $\overline{\text{RES}}$ input becomes active, this LSI will be put into the initial setup status. Resetting is performed at the LOW level of the $\overline{\text{RES}}$ input signal.

● Initial setup status

- Line scroll register
LS1, 0 = 0 : Scroll amount 0 line
- Line blink control

- LB4 = 0 : DDRAM line 4 blink OFF
- LB3 = 0 : DDRAM line 3 blink OFF
- LB2 = 0 : DDRAM line 2 blink OFF
- LB1 = 0 : DDRAM line 1 blink OFF
- 3. Vertical double-size display register
 - DD4 = 0 : Line 4 is displayed in standard form.
 - DD3 = 0 : Line 3 is displayed in standard form.
 - DD2 = 0 : Line 2 is displayed in standard form.
 - DD1 = 0 : Line 1 is displayed in standard form.
- 4. Display ON/OFF register
 - C = 0 : Cursor OFF
 - B = 0 : Blink OFF
 - D = 0 : Display OFF
 - RE = 0 : Extended register OFF
- 5. Power save register
 - O = 0 : Oscillating circuit OFF
 - PS = 0 : Power save OFF
- 6. Power control register
 - HPM = 0 : High power mode OFF
 - VC = 0 : Voltage regulating circuit OFF
 - VF = 0 : Voltage follower OFF
 - P = 0 : Boosting circuit OFF
 - IRS = 1 : For built-in resistor
 - BAS = 0 : 1/5 bias
 - IR1,0 = 00 : Rb/Ra = small
- 7. System set register
 - CG = 0 : CGRAM not used
 - CS = 0 : Left shift
 - SS = 0 : Normal display
 - R1, 0 = 0 : Standard ROM + OPTION ROM1
- 8. Electronic volume
(0,0,0,0,0)
- 9. Static icon ON/OFF control

- (SEGS A, B, C, D, E, F, G, H, I, J) =
(0,0,0,0,0,0,0,0,0,0): Display OFF
- 10. Static icon blink control
(SEGS A, B, C, D, E, F, G, H, I, J) =
(0,0,0,0,0,0,0,0,0,0): Blink OFF

As seen in MPU Interface, the $\overline{\text{RES}}$ pin inputs data at the same timing as MPU resetting and performs initialization concurrently with the MPU. However, if this pin is put into the high impedance for a certain period after the MPU bus and ports are reset, perform a reset input after the input to the S1D12400 series is definitively set.

For the reset signal, it is necessary to input '0' level pulses at least for 10 μs as described in DC Characteristics. The ordinary operation will be started in 1 μs or more after the rising edge of the $\overline{\text{RES}}$ signal. When the $\overline{\text{RES}}$ pin becomes active, each register will be cleared and set to the above setup status.

If initialization is not executed by the $\overline{\text{RES}}$ pin when the supply voltage is applied, a clear disable status may appear.

In case the built-in liquid crystal power circuit is not used, the $\overline{\text{RES}}$ input must be active when the external liquid crystal power supply is turned on.

7. COMMANDS

Table 7 shows a command table. The S1D12400 series identifies each data/command by a combination of A0 and \overline{WR} (E).

An extended command can be selected by the RE bit in the command.

Interpreting and executing commands are performed only at the internal timing. This permits high-speed processing.

Overview of Commands

Table 7

Command type	Command name	RE	A0	\overline{WR}
Display control instructions	Cursor Home	0	0	0
	Display ON/OFF Control	0/1	0	0
	Line Blink Control	0	0	0
	Line Scroll Control	1	0	0
	Static Icon Display Control	0	1	0
	Static Icon Display Blink Control	0	1	0
	Vertical Double-size Display Control	1	0	0
Power control	Power Save	0/1	0	0
	Power Control (1)	0	0	0
	Power Control (2)	1	0	0
	Electronic Volume Control	0	1	0
System set	System Set (1)	0	0	0
	System Set (2)	1	0	0
Address control instructions	DDRAM, Symbol Register	0	0	0
	CGRAM	1	0	0
Data input instruction	Data Write	0/1	1	0

The execution time of each instruction is determined by the internal processing time of the S1D12400 series. Accordingly, for executing an instruction, secure a time exceeding the cycle time (tcyc) and then execute the instruction.

Table 8 S1D12400 Series Command Table

Command	Code											Function														
	RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0															
(1) Cursor Home/Line Scroll Control	0	0	0	0	0	0	1	*	*	*	*	Moves the cursor to the home position. (Set the address to 30H.)														
	1	0	0	0	0	0	1	*	*	LS1	LS0	Specifies the number of display scrolls in units of line. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>LS1</th> <th>LS0</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Scroll amount 0 line</td> </tr> <tr> <td>0</td> <td>1</td> <td>One-line upward scroll</td> </tr> <tr> <td>1</td> <td>0</td> <td>Two-line upward scroll</td> </tr> <tr> <td>1</td> <td>1</td> <td>Three-line upward scroll</td> </tr> </tbody> </table>	LS1	LS0	Function	0	0	Scroll amount 0 line	0	1	One-line upward scroll	1	0	Two-line upward scroll	1	1
LS1	LS0	Function																								
0	0	Scroll amount 0 line																								
0	1	One-line upward scroll																								
1	0	Two-line upward scroll																								
1	1	Three-line upward scroll																								
(2) Line Blink/Vertical Double-size Display Control	0	0	0	0	0	1	0	LB4	LB3	LB2	LB1	Exerts blink control for each specified line. LB4 = 1 (Blinks the display for line 4 of DDRAM in black-and-white reverse form.) LB4 = 0 (Does not blink the display for line 4 of DDRAM.) LB3 = 1 (Blinks the display for line 3 of DDRAM in black-and-white reverse form.) LB3 = 0 (Does not blink the display for line 3 of DDRAM.) LB2 = 1 (Blinks the display for line 2 of DDRAM in black-and-white-reverse form.) LB2 = 0 (Does not blink the display for line 2 of DDRAM.) LB1 = 1 (Blinks the display for line 1 of DDRAM in black-and-white reverse form.) LB1 = 0 (Does not blink the display for line 1 of DDRAM.)														
	1	0	0	0	0	1	0	DD4	DD3	DD2	DD1	Displays the specified DDRAM line in vertical double-size form. DD4 = 1 (Displays the data for line 4 of DDRAM in vertical double-size form.) DD4 = 0 (Displays the data for line 4 of DDRAM in standard form.) DD3 = 1 (Displays the data for line 3 of DDRAM in vertical double-size form.) DD3 = 0 (Displays the data for line 3 of DDRAM in standard form.) DD2 = 1 (Displays the data for line 2 of DDRAM in vertical double-size form.) DD2 = 0 (Displays the data for line 2 of DDRAM in standard form.) DD1 = 1 (Displays the data for line 1 of DDRAM in vertical double-size form.) DD1 = 0 (Displays the data for line 1 of DDRAM in standard form.)														

Command	Code											Function	
	RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0		
(3) Display ON/OFF/Extended Register ON/OFF Control	0/1	0	0	0	0	1	1	C	B	RE	D	Sets cursor ON/OFF, cursor blink ON/OFF (B), display ON/OFF (D), use/no-use of extended register (RE), and electronic volume LBS (RE). C = 1 (cursor ON) C = 0 (cursor OFF) B = 1 (blink ON) B = 0 (blink OFF) D = 1 (display ON) D = 0 (display OFF) RE = 1 (extended register ON) RE = 0 (extended register OFF)	
(4) Power Save Control	0/1	0	0	0	1	0	0	*	*	0	PS	Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (O). PS = 1 (power save ON) PS = 0 (power save OFF) O = 1 (oscillation ON) O = 0 (oscillation OFF)	
(5) Power Control	0	0	0	0	1	0	1	HPM	VC	VF	P	Sets high power mode ON/OFF (HPM), voltage regulating circuit ON/OFF (VC), voltage follower ON/OFF (VF), and boosting circuit ON/OFF (P). HPM = 1 (high power mode ON) HPM = 0 (high power mode OFF) VC = 1 (voltage regulating circuit ON) VC = 0 (voltage regulating circuit OFF) VF = 1 (voltage follower ON) VF = 0 (voltage follower OFF) P = 1 (boosting circuit ON) P = 0 (boosting circuit OFF)	
	1	0	0	0	1	0	1	IRS	BAS	IR1	IR0	Sets V _s voltage regulating resistor selection (IRS), LCD bias set (BAS), and V _s voltage regulating built-in resistor ratio set (IR1, IR0). IRS = 1 (use of built-in resistor) IRS = 0 (no use of built-in resistor) BAS = 1 (1/4 bias) BAS = 0 (1/5 bias) (IR1, IR0) = ... (Rb/Ra ratio large to small) (11, 10, 01, 00)	
(6) System Set	0	0	0	0	1	1	0	R1	R0	CS	CG	Sets ROM option (R1, R0), use/no use of CGRAM (CG), and COM shift direction (CS) CG = 1 (use of CGRAM) CG = 0 (no use of CGRAM) CS = 1 (right shift) CS = 0 (left shift)	
	1	0	0	0	1	1	0	*	*	SS	*	Sets the normal/reverse display (SS) of each segment character. SS = 1 (reverse) SS = 0 (normal)	
(7) RAM Address Set	0	0	0	1	ADDRESS							Sets the address of DDRAM, static icon RAM or electronic volume RAM.	
	1	0	0	1	ADDRESS							Sets the address of CGRAM or symbol register RAM.	

S1D12400 Series

Command	Code											Function	
	RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0		
(8) RAM Data Write	0/1	1	0	DATA									Writes data into the DDRAM, CGRAM, symbol register RAM, static icon RAM or electronic volume RAM. This is determined by the address set instruction executed immediately before writing data.
(9) NOP	0/1	0	0	0	0	0	0	0	0	0	0	0	A command for NON-OPERATION. This also serves as a test mode clear command, so it is recommended to input it periodically.
(10) Test Mode	0/1	0	0	0	0	0	0	*	*	*	*		A command for IC chip test. Don't use this command.

Description of Command Functions

Cursor home

Function: Presets the address counter to 30H. Only when the previous RAM access is made to the area of RE = 0 of the RAM map, the cursor is moved to digit 1 on line 1 if the cursor is displayed.
If line scroll is set, it is cleared to the scroll amount = 0 line.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	*	*	*	*

* : Don't Care

Line scroll control


Function: Controls the display scroll amount for each line.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	0	1	*	*	LS1	LS0


* : Don't Care

LS1	LS0	Function
0	0	Scroll amount 0 line
0	1	Scrolls 1 line upward. (display line 1 from DDRAM line 2)
1	0	Scrolls 2 lines upward. (display line 1 from DDRAM line 3)
1	1	Scrolls 3 lines upward. (display line 1 from DDRAM line 4)

- When 2-line scroll has been performed upward at the 4-line display



- When 2-line scroll has been performed upward at the 2-line display [(LS1, LS2) = (1, 0)]



Line blink display control

Function: Displays the specified line in back-and-white reverse form.
The specified line corresponds to the address line of the DDRAM.
(Not the display line)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	LB4	LB3	LB2	LB1

- Displays the specified line of the DDRAM in black-and-white form by setting LB4 to LB1.
 - LB4 = 0 : Displays the data for line 4 of the DDRAM in standard form. (no blink) [DDRAM 60H to 6FH]
 - LB4 = 1 : Displays the data for line 4 of DDRAM in black-and-white reverse blink form. [DDRAM 60H to 6FH]
 - LB3 = 0 : Displays the data for line 3 of the DDRAM in standard form. (no blink) [DDRAM 50H to 5FH]

- LB3 = 1 : Displays the data for line 3 of the DDRAM in black-and-white reverse blink form. [DDRAM 50H to 5FH]
- LB2 = 0 : Displays the data for line 2 of the DDRAM in standard form. (no blink) [DDRAM 40H to 4FH]
- LB2 = 1 : Displays the data for line 2 of the DDRAM in black-and-white reverse blink form. [DDRAM 40H to 4FH]
- LB1 = 0 : Displays the data for line 1 of the DDRAM in standard form. (no blink) [DDRAM 30H to 3FH]
- LB1 = 1 : Displays the data for line 1 of the DDRAM in black-and-white reverse blink form. [DDRAM 30H to 3FH]

- fBLINK = 1 to 2Hz.
- Blinking is performed at the same frequency as cursor blink. If blinking is caused to occur at the same time, the cursor position will be hard to know.

Vertical double-size display control


Function: Displays the specified line in vertical double-size form.
 The specified line corresponds to the address of the DDRAM.
 (Not the display line)

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	1	0	DD4	DD3	DD2	DD1

- Displays the specified line of the DDRAM in vertical double-size form by setting DD4 to DD1.
 - DD4 = 0 : Displays the data for line 4 of the DDRAM in standard form. [DDRAM 60H to 6FH]
 - DD4 = 1 : Displays the data for line 4 of the DDRAM in vertical double-size form. [DDRAM 60H to 6FH]



- DD3 = 0 : Displays the data for line 3 of the DDRAM in standard form. [DDRAM 50H to 5FH]
- DD3 = 1 : Displays the data for line 3 of the DDRAM in vertical double-size form. [DDRAM 50H to 5FH]
- DD2 = 0 : Displays the data for line 2 of the DDRAM in standard form. [DDRAM 40H to 4FH]
- DD2 = 1 : Displays the data for line 2 of the DDRAM in vertical double-size form. [DDRAM 40H to 3FH]
- DD1 = 0 : Displays the data for line 1 of the DDRAM in standard form. [DDRAM 30H to 3FH]
- DD1 = 1 : Displays the data for line 1 of the DDRAM in vertical double-size form. [DDRAM 30H to 3FH]

- Example of vertical double-size display
An example of 4-line display will be cited for explanation.




- Example of vertical double-size display (characters)

[Standard display]



[Vertical double-size display]



↑ When the under-bar cursor is displayed, this will also be of double-size.

Display ON/OFF control

Function: Sets both display and cursor ON/OFF, and extended register access.


RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	0	1	1	C	B	RE	D

- Display ON/OFF is specified by setting D.
 D = 0 : Display ON
 D = 1 : Display ON
- Character blink ON/OFF at the cursor position is specified by setting B. However, when the cursor is OFF, this bit is invalidated.
 B = 0 : Cursor blink OFF
 B = 1 : Cursor blink ON
- Cursor ON/OFF is specified by setting C.
 C = 0 : No display of cursor
 C = 1 : Display of cursor

- Extended register access is specified by setting RE.
 RE = 0 : Extended register OFF
 RE = 1 : Extended register ON
- The relation between C/B register and cursor display is shown in the following table.

C	B	Cursor display
0	0	No display (fixed)
0	1	No display (fixed)
1	0	Display of under-bar cursor
1	1	Alternate display of display characters and black-and-white reversed display characters

- Example of cursor display



The cursor display position is indicated by the address counter. Accordingly, when moving the cursor, change the address counter value by the RAM address set command or the auto increment by the RAM data write command.

To display the under-bar cursor when character data (CGRAM) at the cursor position, the position corresponding to the cursor position will be displayed in black-and-white reverse form.

If the address counter is set to the symbol register position at (C, B) = (1, 1), symbols can be caused to blink selectively (every 5 dots because symbols correspond to characters).

Power save

Function: Controls the oscillating circuit and sets and resets the power save mode and the sleep mode.

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	1	0	0	*	*	O	PS

*: Don't Care

- Power save mode ON/OFF is specified by setting PS.
 PS = 0 : Power save OFF (reset)
 PS = 1 : Power save ON (set)
- Oscillating circuit ON/OFF is specified by setting O.
 O = 0 : Oscillating circuit OFF (stop of oscillation)
 O = 1 : Oscillating circuit ON (start of oscillation)

Power control (1)

Function: Controls the operation of the built-in power circuit.

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	1	HPM	VC	VF	P

*: Don't Care

- Boosting circuit ON/OFF is specified by setting P.
For operating the boosting circuit, the oscillating circuit must be in operation.
P = 0 : Boosting circuit OFF
P = 1 : Boosting circuit ON
- Voltage follower ON/OFF is specified by setting VF.
VF = 0 : Voltage follower OFF
VF = 1 : Voltage follower ON
- Voltage regulating circuit ON/OFF is specified by setting VC.
VC = 0 : Voltage regulating circuit OFF
VC = 1 : Voltage regulating circuit ON.
- High power mode ON/OFF is specified by setting HPM.
HPM = 0 : High power mode OFF
HPM = 1 : High power mode ON

Power control (2)

Function: Controls the operation of the built-in power circuit.

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	0	1	IRS	BAS	IR1	IR0

*: Don't Care

- The relation of IR0 and option combinations is shown in the following table.

IR1	IR0	(1 + Rb/Ra)
0	0	Small
0	1	↓
1	0	
1	1	Large

- Bias selection is performed by setting BAS.
BAS = 0 : 1/5 bias
BAS = 1 : 1/4 bias
- Either built-in V5 voltage regulating resistor or external resistor (no use of built-in resistor) is selected by setting IRS.
IRS = 0 : No use of built-in resistor
IRS = 1 : Use of built-in resistor

System set (1)

Function: Selects an option ROM and sets the common shift direction and the use/no use of CGRAM.

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	R1	R0	CS	CG

- The relation of R1 and R0 combinations is shown in the following figure.

R1	R0	ROM combination
0	0	Standard ROM (160 characters or 154 characters) + option ROM1 (96 characters)
0	1	Standard ROM (160 characters or 154 characters) + option ROM2 (96 characters)
1	0	Standard ROM (160 characters or 154 characters) + option ROM3 (96 characters)
1	1	Standard ROM (160 characters or 154 characters) + option ROM4 (96 characters)

- The COM shift direction is specified by setting CS.
CS = 0 : COM left shift
(COM1 → COM32 → COMS1 → COMS2)
CS = 1 : COM right shift
(COM32 → COM1 → COMS1 → COMS2)
- The use/no use of CGRAM is specified by setting CG.
CG = 0 : No use of CGRAM
CG = 1 : Use of CGRAM

System set (1)

Function: sets the normal/reverse display of SEG characters.
This function operates for each character.


RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	1	0	*	*	SS	*

*: Don't Care

- The normal/reverse display of SEG is specified by setting SS.
SS = 0 : Normal display of SEG
SS = 1 : Reverse display of SEG
- For the symbol register RAM output, only the normal display is available.

S1D12400 Series

- Example of display (compared by the same mounting method)



RAM address set (1) [DDRAM, static icon RAM, electronic volume RAM]

Function: Sets the address for writing data into the DDRAM, static icon RAM (including blink control), and electronic volume RAM in the address counter. When the cursor appears, it is displayed at the display position corresponding to the DDRAM address set by this command. (When the static icon RAM or electronic volume RAM is specified, the cursor disappears on the display.)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	ADDRESS						

- ① The settable address is the address 00H to 7FH in D6 to D0.
- ② When writing data in the RAM, set the address for writing data by this command. Next, when data is written in succession, the address will be automatically incremented. (00H to 7FH → 00H)
- ③ RE = 0, 09H is for testing. Be sure not to use it!


RAM address set (2) [CGRAM, symbol register RAM]

Function: Sets the address for writing data into the CGRAM or symbol register RAM in the address counter. When the CGRAM address is set, the cursor will disappear on the display. When the symbol register RAM is set, the cursor moves to the corresponding symbol position, causing this symbol to blink selectively. When the cursor home command is executed immediately after execution of this instruction (before execution of RAM Address Set (1)), the cursor will not be displayed. (Because the address is set at address 30H of RE-1 of the RAM map.)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	ADDRESS						

- ① The settable address of the address of 00H to 7FH in D6 to D0.
- ② When writing data in the RAM, set the address for writing data by this command. Next, if data is written in succession, the address will be automatically incremented. (00H to 7FH → 00H)
- ③ RE = 1, 30H - 5FH is set to No Use. It is not available.

<Example of Address Set>



[S1D12400 RAM map] (4-line 16-digit display)

RE	Low order	High order	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	0XH	SI	SIB	Unused				EV	TEST	Unused									
	1XH	Unused																	
	2XH	Unused																	
	3XH	DDRAM line 1																	
	4XH	DDRAM line 2																	
	5XH	DDRAM line 3																	
	6XH	DDRAM line 4																	
	7XH	DDRAM line 5																	
1	0XH	CGROM(00H)						CGROM(01H)											
	1XH	CGROM(02H)						CGROM(03H)											
	2XH	CGROM(04H)						CGROM(05H)											
	3XH	Unused																	
	4XH	Unused																	
	5XH	Unused																	
	6XH	Symbol register																	
	7XH	Symbol register																	

Symbol register:
COMS1, 2

For static icon:
COMSA, SEGSA - J

SI :Static icon RAM
 SIB :Static icon blink control RAM
 EV :Electronic volume RAM
 TEST :Testing register. Don't use it.

S1D12400 Series

S1D12400 Series

[S1D12400 Series RAM map] (2-line 16-digit display)

RE	Low High order	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0XH	SI	SIB	Unused				EV	TEST	Unused							
	1XH	Unused															
	2XH	Unused															
	3XH	DDRAM line 1															
	4XH	DDRAM line 2															
	5XH	DDRAM line 3															
	6XH	DDRAM line 4															
	7XH	DDRAM line 5															
1	0XH	CGROM(00H)						CGROM(01H)									
	1XH	CGROM(02H)						CGROM(03H)									
	2XH	CGROM(04H)						CGROM(05H)									
	3XH	Unused															
	4XH	Unused															
	5XH	Unused															
	6XH	Symbol register															
	7XH	Symbol register															

Symbol register:
COMS1, 2

For static icon:
COMSA, SEGSA - J

SI :Static icon RAM
 SIB :Static icon blink control RAM
 EV :Electronic volume RAM
 TEST :Testing register. Don't use it.

[Display range of each master]

The following shows the display range for the DDRAM area when the vertical double size is unspecified and scroll amount is 0 line:

S1D12400 (4 lines by 16 columns)	1st line on display	RE = 0	30H to 3FH
	2nd line on display	RE = 0	40H to 4FH
	3rd line on display	RE = 0	50H to 5FH
	4th line on display	RE = 0	60H to 6FH
S1D12401 (3 lines by 16 columns)	1st line on display	RE = 0	30H to 3FH
	2nd line on display	RE = 0	40H to 4FH
	3rd line on display	RE = 0	50H to 5FH
S1D12402 (2 lines by 16 columns)	1st line on display	RE = 0	30H to 3FH
	2nd line on display	RE = 0	40H to 4FH

RAM data write


Function: Writes data in the RAM areas of the DDRAM, CGRAM, symbol register RAM, static icon RAM, and electronic volume RAM.
 Before this command, be sure to execute the address set command.
 After that, each time data is written, the address will be automatically incremented.
 (Regarding the RE bit, the contents set by the command will be kept in memory.)

- ① Data is written into the DDRAM, CGRAM, symbol register RAM, static icon RAM, or electronic volume RAM.
- ② The address counter is automatically incremented by 1, so data can be written in succession. However, the address counter advances from 00H to 7FH to 00H. Accordingly, when writing data into the CGRAM, take care not to write it at the addresses subsequent to 30H.

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0/1	1	0	DATA							

<Data write example>

An example of writing one line of data into the DDRAM continuously is shown below.



Note: Before executing instructions in succession, secure a time exceeding t_{cy} and then execute them.

NOP

Function: A no-operation command. No operation is performed functionally. However, because a test mode reset function exists inside, the test mode can be reset if the IC is put into this mode by an effect of noise.
 It is recommended to add this command at each breakpoint of the program.

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	0	0	0	0	0	0	0

Test mode

Function: An IC test mode set command. Don't use it in any case.

RE	A0	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	0	0	0	*	*	*	*

S1D12400 Series

8. CHARACTER GENERATOR

Character Generator ROM (CGROM)

The S1D12400 series is provided with a character generator ROM consisting of up to 544 types of characters. Each character size is of a structure of 5 × 8 dots.

A character code table of the S1D12400 series is shown in CGROM Table X to X. In this case, which of CGROM and CGRAM should be used for the 6 characters of 00H to 05H of the character code is specified by the system set command.

The CGROM of the S1D12400 series is a mask ROM and is compatible with the user's own CGROM. Please ask our sales department for further information.

Regarding a changed product of CGROM, the product name is defined as follows:

Example: S1D12400D10B*

↑
Digits corresponding to CGROM
pattern change

The following shows the standard font specified for S1D12400 series:

S1D12400D10B*, S1D12400T00A* : JISS1 (Font A)
S1D12400D11B*, S1D12400T00B* : ASCII (Font B)
S1D12400D16B*, S1D12400T00G* : JISS2 (Font G)

S1D12401D10B*, S1D12401T00A* : JISS1 (Font A)
S1D12401D11B*, S1D12401T00B* : ASCII (Font B)
S1D12401D16B*, S1D12401T00G* : JISS2 (Font G)

S1D12402D10B*, S1D12402T00A* : JISS1 (Font A)
S1D12402D11B*, S1D12402T00B* : ASCII (Font B)
S1D12402D16B*, S1D12402T00G* : JISS2 (Font G)

[JIS1: A Font]

Standard ROM Font

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
																	0
																	1
																	2
																	3
																	4
																	5
																	6
																	7
																	8
																	9
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

Higher Bit of Code

S1D12400 Series

OPTION ROM1 (when R1, R0 = 0, 0 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

OPTION ROM2 (when R1, R0 = 0, 1 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

OPTION ROM3 (when R1, R0 = 1, 0 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

S1D12400 Series

OPTION ROM4 (R1, R0 = 1, 1 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

[CGROM Font (ASCII: Font B)]

Standard ROM Font

Lower 4 Bit of Code

Higher 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0																	0
1																	1
2																	2
3																	3
4																	4
5																	5
6																	6
7																	7
8																	8
9																	9
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

OPTION ROM1 (when R1, R0 = 0, 0 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

S1D12400 Series

OPTION ROM2 (when R1, R0 = 0, 1 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

OPTION ROM3 (when R1, R0 = 1, 0 is selected)

Lower 4 Bit of Code

		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

OPTION ROM4 (R1, R0 = 1, 1 is selected)

Lower 4 Bit of Code

		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

[CGROM Font (JISS2: Font G)]

Standard ROM Font

Lower 4 Bit of Code

Higher 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0																	0
1																	1
2																	2
3																	3
4																	4
5																	5
6																	6
7																	7
8																	8
9																	9
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

S1D12400 Series

OPTION ROM1 (when R1, R0 = 0, 0 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

OPTION ROM2 (when R1, R0 = 0, 1 is selected)

Lower 4 Bit of Code

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A
	B																	B
	C																	C
	D																	D
	E																	E
	F																	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

OPTION ROM3 (when R1, R0 = 1, 0 is selected)

Lower 4 Bit of Code

		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A	
	B																	B	
	C																	C	
	D																	D	
	E																	E	
	F																	F	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

OPTION ROM4 (R1, R0 = 1,1 is selected)

Lower 4 Bit of Code

		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Higher 4 Bit of Code	A																	A	
	B																	B	
	C																	C	
	D																	D	
	E																	E	
	F																	F	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		

S1D12400
Series

Character Generator RAM (CGRAM)

The S1D12400 series is provided with a CGROM that permits the user to program character patterns so as to attain a character display with a high degree of freedom. When using the CGRAM, select Use of CGRAM by the system set command. The CGRAM capacity is 240 bits having a structure of 5 × 8 dots and optional 6 types of patterns can be registered.

The relation among CGRAM character patterns, CGRAM addresses, and character codes is shown below.

Character code	RAM Address (CGRAM selection: RE = 1)	CGRAM data (character pattern)								Character display	
		D7							D0		SEG
00H 02H 04H	(00H to 07H) (10H to 17H) (20H to 27H)	0	*	*	*	0	1	1	1	1	
		1	*	*	*	1	0	0	0	0	
		2	*	*	*	1	0	0	0	0	
		3	*	*	*	0	1	1	1	1	
		4	*	*	*	0	0	0	0	1	
		5	*	*	*	0	0	0	0	1	
		6	*	*	*	1	1	1	1	0	
		7	*	*	*	0	0	0	0	0	
01H 03H 05H	(08H to 0FH) (18H to 1FH) (28H to 2FH)	8	*	*	*	0	0	1	0	0	
		9	*	*	*	0	0	1	0	0	
		A	*	*	*	0	1	1	1	0	
		B	*	*	*	0	1	1	1	0	
		C	*	*	*	0	1	1	1	0	
		D	*	*	*	1	1	1	1	1	
		E	*	*	*	1	1	1	1	1	
		F	*	*	*	0	0	0	0	0	

Unused		Character data					
		1: Display 0: No display					

The character size of 5 × 8 can also be set. In this case, use the RAM of *7H, *FH of the CGRAM address. However, when the under-bar cursor is used, the data of *7H, *FH is displayed in reverse form.

Symbol Register RAM


The S1D12400 series is provided with a symbol register RAM that permits setting each symbol so that symbols may be displayed individually on the screen.

The symbol register capacity is 160 bits in both S1D12400, S1D12401 and S1D12402 series and up to 160 symbols can be displayed.

Each symbol can be blink-controlled in units of bit by using D7 and D6.

The relation among symbol register display patterns, RAM address and write data is shown by citing an example.

[S1D12400 (4-line 16-digit display), S1D12401 (2-line 16-digit display)]



S1D12400 Series

RAM address [RE = 1]		Bits for symbol							
		D7 ————— D0							
60H to 6FH	0	BONF	IORH	*	1	2	3	4	5
	1	BONF	IORH	*	6	7	8	9	10
	:	:							
	F	BONF	IORH	*	76	77	78	79	80
70H to 7FH	0	BONF	IORH	*	81	82	83	84	85
	1	BONF	IORH	*	86	87	88	89	90
	:	:							
	F	BONF	IORH	*	156	157	158	159	160

S1D12400 Series

Note 1: When a symbol is 1.5 times as large as other bits, it is recommended to divide it into COMS1 and COMS2 for driving.

D7 (BONF)	D6 (IORH)	Function
0	*	No blink
1	0	D4 to D0 blink in black-and-white reverse form.
1	1	The bits of "1" out of D4 to D0 blink.

fBLINK : 1 to 2Hz

Static Icon RAM

The S1D12400 series can display static icons in the standby mode.
Each of 10 icons can be set in respect of ON/OFF and

blink by using the pins of COMSA to SEGSA to J. The relation between static icon functions and static icon RAM write data is shown below.

RAM address [RE = 0]	SI data								Display				
	D7	D6	D5	D4	D3	D2	D1	D0	[<input type="checkbox"/> . . . OFF <input checked="" type="checkbox"/> . . . ON]				
00H	*	*	*	0	0	0	0	0	SEGSA B C D E				
	*	*	*	0	0	0	0	1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	*	*	*	0	0	0	1	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
	*	*	*	1	1	1	1	1	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
01H	*	*	*	0	0	0	0	0	SEGSF G H I J				
	*	*	*	0	0	0	0	1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
	*	*	*	0	0	0	1	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
	*	*	*	1	1	1	1	1	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

For static icons, blink ON/OFF control can be exerted independently for each pin.

RAM address [RE = 0]	ISB data VS pin									Function
	D7	D6	D5	D4	D3	D2	D1	D0		
02H	*	*	*	SEGSA	SEGSB	SEGSC	SEGSD	SEGSE	Blink 1 = ON 0 = OFF	
03H	*	*	*	SEGSF	SEGSG	SEGSJ	SEGSJ	SEGSJ		

The following table shows a static icon ON/OFF function and static icon blink control.

RAM address [RE = 0]	SI data								Display				
	D7	D6	D5	D4	D3	D2	D1	D0	[<input type="checkbox"/> . . . OFF <input checked="" type="checkbox"/> . . . ON]				
00H	*	*	*	1	0	1	1	0	SEGSA B C D E				
02H	*	*	*	0	1	0	1	0	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>

fBLINK: 1 to 2Hz

- <Cautions for static icon operation>
- Be sure to write static icon data when the oscillating circuit is on. If the data is written when the oscillating circuit is off (Sleep Mode), previous display may remain and instantaneous lighting may occur.
 - To perform resetting on the RES terminal except at the time of turning on power, turn off the static icon and blinking in advance, then turn off the oscillating circuit. If resetting is performed when the static icon or blinking is on, instantaneous lighting may be caused by stopping of the oscillating circuit.

S1D12400 Series

Electronic Volume RAM

The S1D12400 series is provided with an electronic volume function that permits controlling the liquid crystal drive voltage V5 and adjusting the density of liquid crystal display. The electronic volume function can select one of 32 states of the liquid crystal drive voltage by writing 5-bit data into the electronic volume RAM.

When a V5 voltage regulating built-in resistor is used, this function can attain a wider adjustment if the resistor ratio set command is used together.

The relation between electronic volume set RAM addresses and write data is shown below.

Function	RAM Address [RE=0]	Electronic volume data								State	VEV
		D7	D6	D5	D4	D3	D2	D1	D0		
Electronic volume	08H	*	*	*	0	0	0	0	0	0	VREG-0
		*	*	*	0	0	0	0	1	1	VREG- α
		*	*	*	0	0	0	1	0	2	VREG-2 α
	
		*	*	*	1	1	1	0	1	29	VREG-29 α
		*	*	*	1	1	1	1	0	30	VREG-30 α
		*	*	*	1	1	1	1	1	31	VREG-31 α
	09H	*	*	*	*	T4	T2	T1	T0	-	For test


* :Unused

α : $\alpha = V_{REG}/150$

Note :Address "09H" (RE=0) is used for test. Don't use it.


9. ABSOLUTE MAXIMUM RATINGS

Item		Symbol	Standard value	Unit
Supply voltage (1)		VSS	-7.0 to +0.3	V
Supply voltage (2)	Double boosting	VSS2	-7.0 to +0.3	V
	Triple boosting		-6.0 to +0.3	
Supply voltage (2)		V5, VOUT	-18.0 to +0.3	V
Supply voltage (3)		V1, V2, V3, V4	V5 to +0.3	V
Input voltage		VIN	VSS-0.3 to +0.3	V
Output voltage		VO	VSS-0.3 to +0.3	V
Operating temperature		Topr	-30 to +85	°C
Storage temperature	TCP	Tstr	-55 to +100	°C
	Bare chip		-65 to +125	



- Notes:
1. All the voltage values are based on VDD = 0 V.
 2. The voltages of V1, V2, V3, and V4 must always meet the condition of $V_{DD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$ and the condition of $V_{DD} \geq V_5 \geq V_{OUT}$, $V_{DD} \geq (V_{SS}, V_{SS2}) \geq V_{OUT}$.
 3. If the LSI is used exceeding the absolute maximum ratings, it may result in permanent destruction. It is desirable to use the LSI in the condition of electric characteristics at ordinary operation. If this condition is exceeded, a malfunction may be caused to the LSI, having a bad effect on its reliability.

- Operating voltage range for VSS system (VSS and VSS2) and V5 system (V5)
 Set the VSS2 to ensure that the VOUT does not exceed the following operating voltage range:
 It applies when an external power supply is used. When using an internal power supply, make sure to set VSS in such that VOUT may not exceed the operating voltage range of V5 system given below.



10. DC CHARACTERISTICS

[V_{SS} = -5.5 V to -1.8 V, T_a = -30 to 85°C unless otherwise specified]

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Supply voltage (1)	Recommended operation	V _{SS}	—	-3.6 -5.5	—	-2.4 -1.8	V	V _{SS} *1
Supply voltage (2)	Recommended operation	V _{SS2}	—	-3.6 -5.5	—	-2.4 -1.8	V	V _{SS2} *2 *9
Supply voltage (3)	Recommended operation	V ₅	When 1/4 bias used	-16.0	—	-5.0	V	V ₅ *2
			When 1/5 bias used	-16.0	—	-4.5	V	
		V ₁ , V ₂	—	0.6×V ₅	—	V _{DD}	V	V ₁ , V ₂
		V ₃ , V ₄	—	V ₅	—	0.4×V ₅	V	V ₃ , V ₄
HIGH-level input voltage (1)		V _{IHC}	V _{SS} = -2.4V to -1.8V	0.1×V _{SS}	—	V _{DD}	V	*3
LOW-level input voltage (1)		V _{ILC}		V _{SS}	—	0.9×V _{SS}	V	
HIGH-level input voltage (2)		V _{IHC}	V _{SS} = -5.5V to -2.4V	0.2×V _{SS}	—	V _{DD}	V	
LOW-level input voltage (2)		V _{ILC}		V _{SS}	—	0.8×V _{SS}	V	
Input leak current		I _{LI}	V _{IN} = V _{DD} or V _{SS}	-1.0	—	1.0	μA	*3
Liquid crystal driver ON resistance		R _{ON}	T _a =25°C ΔV=0.1V	—	20	40	KΩ	COM,SEG *4
Static current consumption		I _{DDQ}	—	—	0.1	5.0	μA	V _{DD}
Dynamic current consumption	I _{DD}	During display	V ₅ =-6V no load	—	—	80	μA	V _{DD} *5
		At standby	Oscillation ON, power OFF	—	—	20	μA	V _{DD} *6
		At sleep	Oscillation OFF, power OFF	—	—	5	μA	V _{DD}
		During access	f _{cyc} =200KHZ	—	—	500	μA	V _{DD} *7
Input pin capacity		C _{IN}	T _a =25°C	—	5.0	8.0	pF	*3

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Frame frequency	f _{FR}	T _a =25°C V _{SS} =-3.0V	70	100	130	Hz	*10
External clock frequency	f _{CK}	2-line display (S1D12402)	—	28.8	—	KHz	*10 *11
	f _{CK}	3-line display (S1D12401)	—	41.6	—	KHz	*10 *11
	f _{CK}	4-line display (S1D12400)	—	54.4	—	KHz	*10 *11

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Minimum reset pulse width	t _{RW}	—	10	—	—	μs	*8
Reset start time	t _{RES}	—	—	—	50	ns	*8

Dynamic system


Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Built-in power supply	Input voltage	V _{SS2}	Double boosting	-5.5	—	-1.8	V	V _{SS2}
			Triple boosting	-5.5	—	-1.8		
	Boosting output voltage	V _{OUT}	Double boosting	-11.0	—	—	V	V _{OUT}
			Triple boosting	-16.5	—	—		
	Voltage regulating circuit operating voltage	V _{OUT}	—	-16.5	—	-5.4	V	V _{OUT}
	Voltage follower operating voltage	V ₅	—	-16.0	—	-4.5	V	V ₅ *12
Reference voltage	V _{REG}	T _a = 25°C	-0.05%/°C	-2.06	-2.0	-1.94	V	—

- *1: The wide operating voltage range is guaranteed except the case where a sudden voltage change occurs during MPU access.
In the low-supply voltage data holding characteristic, it is applied in the sleep mode and MPU access cannot be guaranteed
- *2: At triple boosting, take care about supply voltage Vss2 so that it may not exceed the V5 operating voltage range.
- *3: D0 to D5, D6 (SCL), D7 (SI), A0, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{WR}}$ (E), P/S, IF, C86, $\overline{\text{CK}}$
- *4: This is a resistance value when a voltage of 0.1 V is applied between output pins SEGn, SEGSn, COMn, and COMSn, and each power pin (V1, V2, V3, V4). This is specified within the range of operating voltage (2).


$$R_{ON} = 0.1 \text{ V} / \Delta I$$

(ΔI : A current flowing when 0.1 V is applied between the power supply and the output)
- *5: Applies under the following conditions:
 - No access from MPU during all characters 'HIGH' display
 - The built-in circuit and oscillating circuit are operating.
 - CGRAM unused, HPM = 0 specified, Vss = -3.0
- *6: Applies under the following conditions:
 - Standby mode
 - All the built-in power circuit off
 - Display off
 - Oscillating circuit on
- *7: Indicates that fcyc is used for writing at all times. The current consumption during access is approximately proportional to the access frequency (fcyc).
- *8: Specifies the $\overline{\text{RES}}$ signal minimum pulse width. To perform resetting, it is necessary to input the pulse having a width of trw or more. Original, the method for reset case 1 is used, but the method for reset case 2 can also be used if the reset start time condition of tRES or less is satisfied.

- *9: The boosting circuit performs boosting, using voltage between the VDD and VSS2 as source voltage. Check the VSS2 input voltage to ensure that it does not exceed VOUT absolute maximum rating, or the operating voltage range of the VSS system (VSS) and V5 system (V5).
- *10: Frequency fOSC of the internal circuit drive oscillating circuit and boosting clock fBST vary according to the type. The following shows the relationship between the oscillating circuit fOSC and boosting clock fBST:
 - $f_{OSC} = (\text{number of digits}) \times (1/\text{duty}) \times f_{FR}$
 - $f_{BST} = (1/2) \times (1/\text{number of digits}) \times f_{OSC}$
- *11: Enter the following input when performing operations by the external clock, without using the built-in oscillating circuit:
 - Duty = $(t_h/t_{osc}) \times 100 = 20$ to 30%
 - $f_{OSC} = 1/t_{osc}$



- *12: Adjust the V5 voltage regulating circuit within the voltage follower operating voltage range.




* All timing are specified on the basis of 20% and 80% of Vss.

S1D12400 Series

11. AC CHARACTERISTICS

System Bus Write Characteristics I (80 series MPU)



[V_{SS} = -5.5 V to -4.5 V, T_a = -30 to 85°C unless otherwise specified]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, \overline{CS}	tAH8	—	30	—	ns
Address setup time	A0, \overline{CS}	tAW8	—	60	—	ns
System cycle time	\overline{WR}	tCYC8	—	300	—	ns
Control pulse width (Write)	\overline{WR}	tCC	—	60	—	ns
Data setup time	D0 to D7	tDS8	—	60	—	ns
Data hold time	D0 to D7	tDH8	—	50	—	ns

[V_{SS} = -4.5 V to -2.4 V, T_a = -30 to 85°C unless otherwise specified]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, \overline{CS}	tAH8	—	30	—	ns
Address setup time	A0, \overline{CS}	tAW8	—	60	—	ns
System cycle time	\overline{WR}	tCYC8	—	500	—	ns
Control pulse width (Write)	\overline{WR}	tCC	—	100	—	ns
Data setup time	D0 to D7	tDS8	—	100	—	ns
Data hold time	D0 to D7	tDH8	—	50	—	ns

[V_{SS} = -2.4 V to -1.8 V, T_a = -30 to 85°C unless otherwise specified]


Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, \overline{CS}	tAH8	—	30	—	ns
Address setup time	A0, \overline{CS}	tAW8	—	60	—	ns
System cycle time	\overline{WR}	tCYC8	—	1000	—	ns
Control pulse width (Write)	\overline{WR}	tCC	—	200	—	ns
Data setup time	D0 to D7	tDS8	—	200	—	ns
Data hold time	D0 to D7	tDH8	—	50	—	ns

*1: At the fall and rise time of input signals, set 15 ns or less.

*2: Every timing is specified on 20% and 80% of V_{SS}.

*3: The same timing is not required for A0 and \overline{CS} . Input signals so that A0 and \overline{CS} may satisfy tAW8 and tAH8 respectively.

System Bus Write Characteristics II (68 series MPU)

[V_{SS} = -5.5 V to -4.5 V, T_a = -30 to 85°C unless otherwise specified]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, \overline{CS}	tCYC6	—	300	—	ns
Address setup time		tAW6	—	60	—	ns
Address hold time		tAH6	—	30	—	ns
Data setup time	D0 to D7	tDS6	—	60	—	ns
Data hold time		tDH6	—	50	—	ns
Enable HIGH pulse width	E	tEWH	—	60	—	ns
Enable LOW pulse width	E	tEWL	—	60	—	ns

[V_{SS} = -4.5 V to -2.4 V, T_a = -30 to 85°C unless otherwise specified]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, \overline{CS}	tCYC6	—	500	—	ns
Address setup time		tAW6	—	60	—	ns
Address hold time		tAH6	—	30	—	ns
Data setup time	D0 to D7	tDS6	—	100	—	ns
Data hold time		tDH6	—	50	—	ns
Enable HIGH pulse width	E	tEWH	—	100	—	ns
Enable LOW pulse width	E	tEWL	—	100	—	ns

[V_{SS} = -2.4 V to -1.8 V, T_a = -30 to 85°C unless otherwise specified]


Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, \overline{CS}	tCYC6	—	1000	—	ns
Address setup time		tAW6	—	60	—	ns
Address hold time		tAH6	—	30	—	ns
Data setup time	D0 to D7	tDS6	—	200	—	ns
Data hold time		tDH6	—	50	—	ns
Enable HIGH pulse width	E	tEWH	—	200	—	ns
Enable LOW pulse width	E	tEWL	—	200	—	ns

*1: tCYC6 indicates the cycle of the E signal in the \overline{CS} active state.It is necessary to secure tCYC6 after \overline{CS} becomes active.

*2: For the rise and fall time of input signals, set 15 ns or less.

*3: Every timing is specified on 20% and 80% of V_{SS}.*4: The same timing is not required for A0 and \overline{CS} . Input signals so that A0 and \overline{CS} may satisfy tAW6 and tAH6 respectively.

Serial Interface

[V_{SS} = -5.5 V to -4.5 V, T_a = -30 to 85°C]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tSCYC	—	700	—	ns
SCL HIGH pulse width		tSHW	—	250	—	ns
SCL LOW pulse width		tSLW	—	250	—	ns
Address setup time	A0	tSAS	—	50	—	ns
Address hold time		tSAH	—	250	—	ns
Data setup time	SI	tSDS	—	50	—	ns
Data hold time		tSDH	—	50	—	ns
CS-SCL time	CS	tCSS	—	150	—	ns
		tCSH	—	500	—	ns

[V_{SS} = -4.5 V to -2.4 V, T_a = -30 to 85°C]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tSCYC	—	1000	—	ns
SCL HIGH pulse width		tSHW	—	300	—	ns
SCL LOW pulse width		tSLW	—	300	—	ns
Address setup time	A0	tSAS	—	50	—	ns
Address hold time		tSAH	—	300	—	ns
Data setup time	SI	tSDS	—	50	—	ns
Data hold time		tSDH	—	50	—	ns
CS-SCL time	CS	tCSS	—	150	—	ns
		tCSH	—	700	—	ns

[V_{SS} = -2.4 V to -1.8 V, T_a = -30 to 85°C]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tSCYC	—	2000	—	ns
SCL HIGH pulse width		tSHW	—	300	—	ns
SCL LOW pulse width		tSLW	—	300	—	ns
Address setup time	A0	tSAS	—	50	—	ns
Address hold time		tSAH	—	500	—	ns
Data setup time	SI	tSDS	—	50	—	ns
Data hold time		tSDH	—	50	—	ns
CS-SCL time	CS	tCSS	—	150	—	ns
		tCSH	—	900	—	ns

*1: For the rise and fall time of input signals, set 15 ns or less.

*2: Every timing is specified on 20% and 80% of V_{SS}.


*3: To validate a command or data immediately before the rise of CS, tCSH must be satisfied at the latch timing of DO data. If CS is started at another data latch timing, the previous command or data will not be input.

12. MPU INTERFACE CONNECTION EXAMPLES (FOR REFERENCE)


The S1D12400 series can be connected to the 80 series MPU or 68 series MPU. Furthermore, it can be operated with less signal lines if the serial interface is used.

When an MPU bus, port, etc. are put into high-impedance for a certain period by RESET, input RESET into this machine after the input to the S1D12400 series becomes definitive.


80 Series MPU



68 Series MPU




Serial Interface




S1D12400 Series

13. INTERFACE WITH LCD CELL (FOR REFERENCE)

[16 digits × 4 line 5 × 8 dots + symbol]




[16 digits × 3 line 5 × 8 dots]




S1D12400 Series

S1D12400 Series

[16 digits × 2 line 5 × 8 dots]



14. LCD DRIVE WAVEFORM (B WAVEFORM)




S1D12400 Series

15. INSTRUCTION SETUP EXAMPLE (REFERENCE)

(1) Initialization


This IC has no power-on reset function when power is turned on. Accordingly, the IC internal status is

indefinite when the power has been turned on. Be sure to initialize the system. If electric charge remains in the smoothing capacitor connected between the liquid crystal drive voltage output terminal (V1 to V5) and VDD terminal, such a trouble as temporary blackening will occur when power is turned on. To avoid such a trouble, follow the steps given below:




- Note 0 : (0) is a NOP command. This command has a function to clear the test mode. After resetting, it is recommended to execute this command several times before starting input. It is also recommended to execute it on a periodic basis at a proper position of the instruction.
- Note 1: (7) denotes RAM initialization. Set the contents to be displayed in the beginning. For items not to be displayed (RAM clear), use the following steps:
 - DDRAM - write 20H (character code).
 - CGRAM - write 00H (data "0").
 - Symbol register - write 00H (data "0").
 The RAM data is unspecified at the time of RES input (after power is turned on). If the data "0" is not written at this stage, unexpected display may occur to the unset position.
- Note 2: Defined by the rising characteristics of the boosting circuit, power regulating circuit and voltage and follower circuit, time setting varies according to the external capacity. So be sure to make confirmation by external capacity, and set this time.
- Note 3: The dynamic drive system display lamp is lit up by the display on/off command when it is on. The static icon lamp is lit by the static icon control command. So to light up the lamp simultaneously with start of display, execute the display on/off control command and static icon control within one frame.
- Note 4: Static icon control must be operated when the oscillating circuit is on. (This is mandatory.)
- Note 5: (0) to (8) must be performed when display is off.


(2-1) Setting the Standby mode




(2-1) Resetting the Standby mode



(3-1) Setting the Sleep mode




(3-1) Resetting the Sleep mode



S1D12400 Series

(4) Power off sequence

Similar to the case of power on sequence, if this IC power is turned off when the built-in power is on, power supply to the built-in liquid crystal drive circuit may continue for a very little time, adversely affecting the liquid crystal panel display quality. To prevent this, strictly follow the power off sequence.




Note: This IC is configured as a logic circuit with a power supply of VDD–VSS which controls the LCD power supply VDD–V5 driver. Therefore, if the power supply VDD–VSS is shut down while voltage remains in the LCD power supply VDD–V5, the driver (COM and SEG) may output an uncontrolled voltage. When shutting the power off, be sure to observe the following operation procedure.

- Turn the internal power supply off, confirm that the voltage levels of the internal voltage follower outputs V1, V2, V3 and V4 have dropped below the LCD panel threshold voltage values, then turn the power of this IC (VDD–VSS) off.

16. OPTIONS LIST

The S1D 12400 series has the following options. Options are available exclusively for users. Please contact our Sales Department.

- The following shows how to define the name of the product compatible with options:



Character Generator ROM (CGROM) Specifications

The S1D12400 series is provided with a character generator ROM for up to 544 types of characters. Each character size is of a structure of 5 × 7 (8) dots.

This CGROM is designed as a masked ROM, and is compatible with the CGROM for exclusive use of the user. For the standard CGROM, see the Character Font Table.


TCP Specifications

The S1D12400 series is compatible with the TCP specifications exclusive to the user, in addition to our standard TCP. Please contact our Sales Department for information.

17. EXAMPLE OF TCP ARRANGEMENT

Note: The following does not specify the TCP external view.

REFERENCE




S1D12400 Series

S1D12400T****: COM1 to 16, (COM17 to 24) and [COM25 to 32] are used.
 S1D12401T****: COM1 to 16 and (COM17 to 24) are used. [COM25 to 32] is for NC.
 S1D12402T****: COM1 to 16 is used. (COM17 to 24) and [COM25 to 32] are for NC.

18. EXAMPLE OF TCP


TCP External View

REFERENCE



- Specification:
- Base Yurex 75μm
 - Copper foil electrolytic foil 25μm
 - Sn coating
 - Resist position tolerance ±0.3
 - Pitch 41P (19mm)

Note 1: The dimensions are measured after placing the product in the environment of 25°C x 60% x 72H.
 *Punching for nonconformance
 A hole of 4 x 10mm or more shall be punched at a point near (0.0).



Reference

S1D12200/12205/12400 Example of System Setup Depending on Mount Direction

	① Case1 (Chip Front) (80) SEG60 SEG1 S1D12*** COM1 ⋮ COM32 (COM24, etc.) Front	② Case2 (Chip Rear) (80) SEG1 SEG60 S1D12*** COM1 ⋮ COM32 (COM24, etc.) Rear	③ Case3 (Chip Front) (COM24, etc.) COM32 ⋮ COM1 S1D12*** SEG1 SEG60 (80) Front	④ Case4 (Chip Rear) (COM24, etc.) COM32 ⋮ COM1 S1D12*** SEG60 SEG1 (80) Rear
S1D12200	<ul style="list-style-type: none"> Unable to correspond with commands. Only able to correspond with custom fonts. 	<ul style="list-style-type: none"> System set S = 0 	<ul style="list-style-type: none"> System set S = 1 	<ul style="list-style-type: none"> Unable to correspond with commands. Only able to correspond with custom fonts.
S1D12205	<ul style="list-style-type: none"> System set S1 = 0 S2 = 1 (Horizontally-reversed) 	<ul style="list-style-type: none"> System set S1 = 0 S2 = 0 	<ul style="list-style-type: none"> System set S1 = 1 (Vertically-reversed) S2 = 0 	<ul style="list-style-type: none"> System set S1 = 1 (Vertically-reversed) S2 = 1 (Horizontally-reversed)
S1D12400	<ul style="list-style-type: none"> System set CS = 0 SS = 1 (SEG-reversed) <p>However, the input of DDRAM address of "S1D12***" from the first digit of the first line shall be 3FH and 3EH, in this order (as it is reversed in the unit of character).</p>	<ul style="list-style-type: none"> System set CS = 0 SS = 0 	<ul style="list-style-type: none"> System set CS = 1 (COM-reversed) SS = 0 	<ul style="list-style-type: none"> System set CS = 1 (COM-reversed) SS = 1 (SEG-reversed) <p>However, the input of DDRAM address of "S1D12***" from the first digit of the first line shall be 3FH and 3EH, in this order.</p>

S1D12400 Series

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

HEADQUARTERS

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone : +1-408-922-0200 Fax : +1-408-922-0238

SALES OFFICES

West

1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone : +1-310-955-5300 Fax : +1-310-955-5400

Central

101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone : +1-815-455-7630 Fax : +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone : +1-781-246-3600 Fax : +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170
Alpharetta, GA 30005, U.S.A.
Phone : +1-877-EEA-0020 Fax : +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

HEADQUARTERS

Riesstrasse 15
80992 Munich, GERMANY
Phone : +49- (0) 89-14005-0 Fax : +49- (0) 89-14005-110

SALES OFFICE

Altstadtstrasse 176
51379 Leverkusen, GERMANY
Phone : +49- (0) 2171-5045-0 Fax : +49- (0) 2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone : +44- (0) 1344-381700 Fax : +44- (0) 1344-381701

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE
Phone : +33- (0) 1-64862350 Fax : +33- (0) 1-64862355

BARCELONA BRANCH OFFICE

Barcelona Design Center

Edificio Prima Sant Cugat
Avda. Alcalde Barrils num. 64-68
E-08190 Sant Cugat del Vallès, SPAIN
Phone : +34-93-544-2490 Fax : +34-93-544-2491

ASIA

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan
ChaoYang District, Beijing, CHINA
Phone : 64106655 Fax : 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone : 21-6485-5552 Fax : 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road
Wanchai, Hong Kong
Phone : +852-2585-4600 Fax : +852-2827-4346
Telex : 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3
Taipei
Phone : 02-2717-7360 Fax : 02-2712-9164
Telex : 24444 EPSONTB

HSINCHU OFFICE

13F-3, No.295, Kuang-Fu Road, Sec. 2
HsinChu 300
Phone : 03-573-9900 Fax : 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00
Millenia Tower, SINGAPORE 039192
Phone : +65-337-7911 Fax : +65-334-2716

SEIKO EPSON CORPORATION

KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong
Youngdeungpo-Ku, Seoul, 150-763, KOREA
Phone : 02-784-6027 Fax : 02-767-3677

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department

IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department

Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department

Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of **"Saving" Technology**, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices
assists in creating the products of our customers' dreams.
Epson IS energy savings.



