

# N-CHANNEL ENHANCEMENT-MODE D-MOS POWER FET

## FEATURES

- Lateral D-MOS Design
- Low ON Resistance — 1.1 ohms (typ)
- Extremely Low Drive Current
- Linear Transfer Characteristic

## APPLICATIONS

- Broadband, High-Gain, RF Power Amplifiers
- Ultra High-Speed Logic Compatible Switches
- High-Speed Line Drivers
- Power Switches

## ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25 °C unless otherwise noted)

|                    |  |              |
|--------------------|--|--------------|
| V <sub>DS</sub>    | Drain-Source Voltage                         | +30V         |
| V <sub>GS</sub>    | Gate-Source Voltage                          | ±20V         |
| V <sub>GD</sub>    | Gate-Drain Voltage                           | +20V<br>-30V |
| I <sub>D(on)</sub> | Continuous Drain Current<br>(Note 1, Note 3) | 2.0A         |
| I <sub>D(on)</sub> | Peak Drain Current<br>(Note 1, Note 3)       | 3.0A         |
| P <sub>D</sub>     | Continuous Power Dissipation (Note 1)        |              |
|                    | T <sub>A</sub> = +25 °C (Note 2)             | 1.0W         |
|                    | T <sub>C</sub> = +25 °C (Note 3)             | 6.25W        |
|                    | Power Derating Factors (Note 1)              |              |
|                    | Free Air                                     | 10mW/°C      |
|                    | Infinite Heat Sink                           | 62.5mW/°C    |

|                  |                                      |                |
|------------------|--------------------------------------|----------------|
|                  | Thermal Resistance (Note 1)          |                |
| θ <sub>ja</sub>  | Junction to Ambient                  | 100 °C/W       |
| θ <sub>jc</sub>  | Junction to Case                     | 16 °C/W        |
| T <sub>op</sub>  | Operating Junction Temperature Range | -55 to +125 °C |
| T <sub>stg</sub> | Storage Temperature Range            | -55 to +150 °C |

Note 1: Not applicable to chips. Final value depends upon mounting.


Note 2: Free Air

Note 3: Infinite Heat Sink

## ORDERING INFORMATION


|                          |        |
|--------------------------|--------|
| Sorted Chips in Carriers | XSD226 |
| TO-39 Package            | SD226H |

## SCHEMATIC DIAGRAM




Body internally connected to Source.

## PACKAGE DIMENSIONS TO-39



All dimensions in inches and (millimeters)

## CHIP CONFIGURATION



| PAD NO. | FUNCTION |
|---------|----------|
| 1       | SOURCE   |
| 2       | DRAIN    |
| 3       | GATE     |

Dimensions: .091 x .055 x .010 inches

ELECTRICAL CHARACTERISTICS ( $T_A = +25^\circ\text{C}$  unless otherwise noted)

| #  | CHARACTERISTIC                                       | SD226 |     |           | UNITS         | TEST CONDITIONS   |
|----|--|-------|-----|-----------|---------------|---|
|    |  | MIN   | TYP | MAX       |               |   |
| 1  | $BV_{DSS}$ Drain-Source Breakdown Voltage            | 30    | 35  |           | V             | $I_D = 1.0\mu\text{A}, V_{GS} = 0$  |
| 2  | $V_{GS(th)}$ Gate-Source Threshold Voltage           | 0.1   | 1.0 | 2.3       | V             | $I_D = 10\mu\text{A}$<br>$V_{DS} = V_{GS}$  |
| 3  |  | 0.5   | 1.5 | 3.0       |               |   |
| 4  | $I_{GSS}$ Gate Reverse Leakage Current               |       |     | $\pm 1.0$ | nA            | $V_{GS} = 20\text{V}, V_{DS} = 0$   |
| 5  | $I_{DSS}$ Drain-Source OFF Leakage Current           |       | 0.1 | 1.0       | $\mu\text{A}$ | $V_{DS} = 30\text{V}, V_{GS} = 0$   |
| 6  | $r_{DS(on)}$ Drain-Source ON Resistance              |       | 1.4 | 2.0       | ohms          | $V_{GS} = 5\text{V}$<br>$I_D = 50\text{mA}$<br>(Note 4)                                     |
| 7  |  |       | 1.1 | 1.5       |               | $V_{GS} = 10\text{V}$<br>$I_D = 500\text{mA}$<br>(Note 4)                                   |
| 8  |  |       | 1.1 | 1.5       |               |   |
| 9  | $I_{D(on)}$ Drain-Source ON Current                  | 1.4   | 2.0 |           | A             | $V_{DS} = 2.2\text{V}$<br>$V_{GS} = 10\text{V}$<br>(Note 4)                                 |
| 10 |  | 2.2   | 3.0 |           |               |   |
| 11 | $g_{fs}$ Common-Source Forward Transconductance      | 700   | 750 |           | mmhos         | $V_{DS} = 15\text{V}, I_D = 2.0\text{A}$<br>$f = 1\text{KHz}$<br>(Note 4)                   |
| 12 | $C_{iss}$ Common-Source Input Capacitance            |       | 35  | 45        | pF            | $V_{DS} = 15\text{V}, V_{GS} = 0$<br>$f = 1\text{MHz}$                                      |
| 13 | $C_{rbs}$ Common-Source Reverse Transfer Capacitance |       | 5.0 | 6.0       |               |   |
| 14 | $C_{oss}$ Common-Source Output Capacitance           |       | 20  | 25        |               |   |
| 15 | $t_{d(on)}$ Turn-On Delay Time                       |       | 1.0 | 2.0       | nSec          | $V_{DD} = 25\text{V}, R_L = 25\text{ ohm}$<br>$R_G = 51\text{ ohm}$<br>$V_{IN} = 5\text{V}$ |
| 16 | $t_r$ Rise Time                                      |       | 1.0 | 3.0       |               |   |
| 17 | $t_f$ Fall Time                                      |       | 3.0 | 5.0       |               |   |

Note 4: Pulse Test 80 $\mu\text{Sec}$ , 1% Duty Cycle