



## Pin Description




Figure 2. Pinning PSSO20




Figure 3. Pinning HP-VFQFP-N20

Pin SSO20	Pin N20	Symbol	Function
1	4	R_SWITCH	Resistor to GND sets the PIN diode current
2	5	SWITCH_OUT	Switched current output for PIN diode
3	6	GND	Ground
4	7	LNA_IN	Low-noise amplifier input
5	9	VS_LNA	Supply voltage input for low-noise amplifier
6	8	GND	Ground
7	11	V3_PA_OUT	Inductor to power supply and matching network for power amplifier output
8	12		
9	13		
10	10	GND	Ground
11	15	RAMP	Power ramping control input
12	16	V2_PA	Inductor to power supply for power amplifier
13	17		
14	14	GND	Ground
15	19	V1_PA	Supply voltage for power amplifier
16	20	PA_IN	Power amplifier input
17	18	GND	Ground
18	1	LNA_OUT	Low-noise amplifier output
19	2	RX_ON	RX active high
20	3	PU	Power-up active high
Slug	Slug	GND	Ground

## Pad Description

Pad	Symbol	Function	X-Coordinate of Pad *) (μm)	Y-Coordinate of Pad *) (μm)
1	R_SWITCH	Resistor to GND sets the PIN diode current	0	400
2	SWITCH_OUT	Switched current output for PIN diode	400	400
3	GND	Ground	0	0
4	LNA_IN	Low-noise amplifier input	400	0
5	GND	Ground	800	0
6	VS_LNA	Supply voltage input for low-noise amplifier	1200	0
7	GND	Ground	1600	0
8	GND	Ground	2000	0
9	V3_PA_OUT	Inductor to power supply and matching network for power amplifier output	2400	0
10	GND	Ground	2780	150
11	GND	Ground	2780	550
12	RAMP	Power ramping control input	2780	950
13	V2_PA	Inductor to power supply for power amplifier	2450	1200
14	GND	Ground	2050	1200
15	GND	Ground	1650	1200
16	V1_PA	Supply voltage for power amplifier	1250	1200
17	PA_IN	Power amplifier input	850	1200
18	GND	Ground	400	1200
19	LNA_OUT	Low-noise amplifier output	0	1200
20	RX_ON	RX active high	0	800
21	PU	Power-up active high	400	800

\*) relative to centre of Pad 3

## Pad Location




Figure 4. Pad location, die thickness: 450 μm

## Absolute Maximum Ratings

All voltages are referred to ground (Pins GND and slug), no RF

Parameters	Symbol	Value	Unit
Supply voltage Pins VS_LNA, V1_PA, V2_PA and V3_PA_OUT	V <sub>S</sub>	6	V
Junction temperature	T <sub>j</sub>	150	°C
Storage temperature	T <sub>stg</sub>	-40 to +125	°C
RF input power LNA	P <sub>inLNA</sub>	- 5 dBm	dBm
RF input power PA	P <sub>inPA</sub>	+ 10 dBm	dBm

## Thermal Resistance

Parameter	Symbol	Value	Unit
Junction ambient PSSOP20, slug soldered on PCB	R <sub>thJA</sub>	19	K/W
Junction ambient HP-VFQFP-N20, slug soldered on PCB	R <sub>thJA</sub>	27	K/W

## Operating Range

All voltages are referred to ground (Pins GND and slug). Power supply points are VS\_LNA, V1\_PA, V2\_PA, V3\_PA\_OUT. The following table represents the sum of all supply currents depending on the TX/RX mode.

Parameters	Symbol	Min.	Typ.	Max.	Unit
Supply voltage Pins V1_PA, V2_PA and V3_PA_OUT	V <sub>S</sub>	2.7	3.0	4.6	V
Supply voltage Pin VS_LNA	V <sub>S</sub>	2.7	3.0	5.5	V
Supply current TX PSSO20	I <sub>S</sub>		190		mA
N20	I <sub>S</sub>		165		mA
RX	I <sub>S</sub>		8		mA
Standby current PU = 0	I <sub>S</sub>		10		μA
Ambient temperature	T <sub>amb</sub>	-25	+25	+70	°C

## Electrical Characteristics

Test conditions (unless otherwise specified): V<sub>S</sub> = 3.0 V, T<sub>amb</sub> = 25°C

Parameter	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
<b>Power amplifier</b> <sup>1)</sup>						
Supply voltage	Pins V1_PA, V2_PA and V3_PA_OUT	V <sub>S</sub>	2.7	3.0	4.6	V
Supply current	TX PSSO20	I <sub>S_TX</sub>		190		mA
	N20	I <sub>S_TX</sub>		165		mA
	RX (PA off), V <sub>RAMP</sub> ≤ 0.1 V	I <sub>S_RX</sub>			10	μA
Standby current	Standby	I <sub>S_standby</sub>			10	μA
Frequency range	TX	f	2.4		2.5	GHz

## Electrical Characteristics (continued)

Test conditions (unless otherwise specified):  $V_S = 3.0\text{ V}$ ,  $T_{\text{amb}} = 25^\circ\text{C}$

Parameter	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Gain-control range	TX	$\Delta G_p$	60	42		dB
Power gain max.	TX	$G_p$	28	30	33	dB
Power gain min.	Pin PA_IN to V3_PA_OUT	$G_p$	-40		-17	dB
Ramping voltage max.	TX, power gain (max) Pin RAMP	$V_{\text{RAMP max}}$	1.7	1.75	1.83	V
Ramping voltage min.	TX, power gain (min) Pin RAMP	$V_{\text{RAMP min}}$		0.1		V
Ramping current max.	TX, $V_{\text{RAMP}} = 1.75\text{ V}$ Pin RAMP	$I_{\text{RAMP max}}$			0.5	mA
Power-added efficiency	TX PSSO20 N20	PAE	30	35		%
		PAE	35	40		%
Saturated output power	TX, input power = 0 dBm re-ferred to Pins V3_PA_OUT	$P_{\text{sat}}$	22.5	23	23.5	dBm
Input matching <sup>2)</sup>	TX Pin PA_IN	Load VSWR		<1.5:1	1.5 : 1	
Output matching <sup>2)</sup>	TX Pins V3_PA_OUT	Load VSWR		<1.5:1	1.5 : 1	
Harmonics @P 1dBCP	TX Pins V3_PA_OUT	2 fo			-30	dBc
Harmonics @P 1dBCP	TX Pins V3_PA_OUT	3 fo			-30	dBc
<b>T/R-switch driver (current programming by external resistor from R_SWITCH to GND)</b>						
Switch-out current output	Standby Pin SWITCH_OUT	$I_{S\_o\_standby}$			1	$\mu\text{A}$
	RX	$I_{S\_o\_RX}$			1	$\mu\text{A}$
	TX @ 100 $\Omega$	$I_{S\_o\_100}$		1.7		mA
	TX @ 1.2 k $\Omega$	$I_{S\_o\_1k2}$		7		mA
	TX @ 33 k $\Omega$	$I_{S\_o\_33k}$		17		mA
	TX @ $\infty$	$I_{S\_o\_∞}$		19		mA
<b>Low-noise amplifier <sup>3)</sup></b>						
Supply voltage	All Pin VS_LNA	$V_S$	2.7	3.0	5.5	V
Supply current	RX	$I_S$		8	9	mA
Supply current (LNA and control logic)	TX (control logic active) Pin VS_LNA	$I_S$			0.5	mA
Standby current	Standby Pin VS_LNA	$I_{S\_standby}$		1	10	$\mu\text{A}$
Frequency range	RX	f	2.4		2.5	GHz
Power gain	RX Pin LNA_IN to LNA_OUT	$G_p$	15	16	19	dB
Noise figure	RX PSSO20 N20	NF		2.3	2.5	dB
		NF		2.1	2.3	dB

## Electrical Characteristics (continued)

Test conditions (unless otherwise specified):  $V_S = 3.0\text{ V}$ ,  $T_{amb} = 25^\circ\text{C}$

Parameter	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Gain compression	RX, referred to Pin LNA_OUT	O1dB	-9	-7	-6	dBm
3rd-order input interception point	RX	IIP3	-16	-14	-13	dBm
Input matching <sup>4)</sup>	RX Pin LNA_IN	VSWR <sub>in</sub>		<2:1	2:1	
Output matching <sup>4)</sup>	RX Pin LNA_OUT	VSWR <sub>out</sub>		<2:1	2:1	
<b>Logic input levels (RX_ON, PU)</b>						
High input level	= '1' Pins RX_ON and PU	$V_{IH}$	2.4		$V_{S,LNA}$	V
Low input level	= '0'	$V_{iL}$	0		0.5	V
High input current	= '1' $V_{iH} = 2.4\text{ V}$	$I_{iH}$		40	60	$\mu\text{A}$
Low input current	= '0'	$I_{iL}$			0.2	$\mu\text{A}$

- Note:** 1) Power amplifier shall be unconditional stable, maximum duty cycle 100%, true cw operation, maximum load mismatch and duration t.b.d.  
 2) With external matching network, load impedance 50  $\Omega$   
 3) Low-noise amplifier shall be unconditional stable  
 4) with external matching components

## Control Logic for LNA and T/R-Switch Driver

	PU		RX_ON
Power up	1	RX mode	1
Standby	0	TX mode	0

**Typical Operating Characteristics**




Figure 5. LNA: Gain and noise figure vs. frequency




Figure 8. LNA: NF and gain vs. temperature




Figure 6. PA (PSSO20): Output power and PAE vs. supply voltage




Figure 9. PA (N20): Output power and PAE vs. supply voltage




Figure 7. PA (PSSO20): Output power and PAE vs. frequency




Figure 10. PA (N20): Output power and PAE vs. frequency




Figure 11. PA (SSO20): Output power and PAE vs. ramp voltage




Figure 14. PA (SSO20): Output power and PAE vs. ramp voltage




Figure 12. PA (PSSO20): Output power and PAE vs. input power




Figure 15. PA (N20): Output power and PAE vs. input power




Figure 13. LNA: Typical switch-out current vs.  $R_{switch}$




Figure 16. LNA: Supply current vs. temperature






Figure 17. PA (PSSO20): Current vs.  $V_{ramp}$  and temperature




Figure 18. PA (PSSO20, N20):  $P_{out}$  vs.  $V_{ramp}$  and temperature

### Input / Output Circuits




Figure 19.




Figure 21.




Figure 20.




Figure 22.

## Input / Output Circuits (continued)




Figure 23.




Figure 25.




Figure 24.




Figure 26.




Figure 27. Application board SS020





Figure 28. Layout for SSO20



**Package Information**

Package PSSO20

Dimensions in mm




# T7024



Package: HP-VFQFP-N20  
Exposed pad Var. A  
(acc. JEDEC OUTLINE No. MO-220)

Dimensions in mm



## Ozone Depleting Substances Policy Statement

It is the policy of **Atmel Germany GmbH** to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**Atmel Germany GmbH** has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**Atmel Germany GmbH** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

**We reserve the right to make changes to improve technical design and may do so without further notice.**

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use Atmel Wireless & Microcontrollers products for any unintended or unauthorized application, the buyer shall indemnify Atmel Wireless & Microcontrollers against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

**Data sheets can also be retrieved from the Internet: <http://www.atmel-wm.com>**

Atmel Germany GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany  
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423