

May 1999 Revised December 2000

## **FSTU32160**

# 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with -2V Undershoot Protection

### **General Description**

The Fairchild Switch FSTU32160 is a 16-bit to 32-bit highspeed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FSTU32160 is designed so that the A Port demultiplexes into  $B_1$  or  $B_2$  or both. The A and B Ports have "undershoot hardened" circuit protection to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHCTM) senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Two select  $(S_1, S_2)$  inputs provide switch enable control. When  $S_1$ ,  $S_2$  are HIGH, the device precharges the B Port to a selectable bias voltage (Bias V) to minimize live insertion noise

#### **Features**

- Undershoot hardened to -2V (A and B Ports).
- Slower Output Enable times prevent signal disruption
- $\blacksquare$  4 $\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details


## **Ordering Code:**

Order Number	Package Number	Package Description
FSTU32160MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

UHC™ is a trademark of Fairchild Semiconductor Corporation.

# **Connection Diagram**




# **Pin Descriptions**

Pin Name	Description
S <sub>1</sub> , S <sub>2</sub>	Select Inputs
A	Bus A
B <sub>1</sub> , B <sub>2</sub>	Bus B

# **Truth Table**

Inp	uts	Function
S <sub>1</sub>	S <sub>2</sub>	Function
L	Н	$x A = x B_1$
Н	L	$x A = x B_2$
L	L	$x A = x B_1 $ and $x B_2$
Н	Н	$x B_1, x B_2 = BiasV$

# **Logic Diagram**



## **Absolute Maximum Ratings**(Note 1)

Supply Voltage (V<sub>CC</sub>) DC Switch Voltage (V<sub>S</sub>) (Note 2) -2.0V to +7.0V BiasV Voltage Range -0.5V to +7.0VDC Input Control Pin Voltage (V<sub>IN</sub>) (Note 3) -0.5V to +7.0V DC Input Diode Current ( $I_{IK}$ )  $V_{IN} < 0V$ -50 mA DC Output Current (I<sub>OUT</sub>) 128 mA DC  $V_{CC}$ /GND Current ( $I_{CC}$ / $I_{GND}$ ) +/- 100 mA

-0.5V to +7.0V

-65°C to +150 °C

## **Recommended Operating** Conditions (Note 4)

Power Supply Operating  $(V_{CC})$ 4.0V to 5.5V Precharge Supply (BiasV) 1.5 to V<sub>CC</sub> 0V to 5.5V Input Voltage (V<sub>IN</sub>) Output Voltage (V<sub>OUT</sub>) 0V to 5.5V

Input Rise and Fall Time  $(t_r, \, t_f)$ 

Switch Control Input 0 ns/V to 5 ns/V Switch I/O 0 ns/V to DC

-40 °C to +85 °C Free Air Operating Temperature (T<sub>A</sub>)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V<sub>S</sub> is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not

#### **DC Electrical Characteristics**

Storage Temperature Range (T<sub>STG</sub>)

	Parameter		T <sub>A</sub> = -40 °C to +85 °C				
Symbol		v <sub>cc</sub>	Min	Тур	Max	Units	Conditions
		(V)		(Note 5)			
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	$V_{IN} = 5.5V$
Io	Output Current	4.5	0.25			mA	BiasV = 2.4V, S <sub>X</sub> = 2.0V
							$B_X = 0$
I <sub>OZH</sub> , I <sub>OZL</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = 5.5V$
I <sub>OZH</sub> , I <sub>OZL</sub>	OFF-STATE Leakage Current	5.5			±1.0	μА	$0 \le B, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = FLOATING$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 64$ mA
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		8	14	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
		4.0		11	20	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V <sub>CC</sub> or GND
I <sub>BIAS</sub>	Bias Pin Leakage Current	5.5			±1.0	μА	$S_1, S_2 = 0V$
							$B_X = 0V$ , $BiasV_X = 5.5V$
V <sub>IKU</sub>	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$
							$S_1, S_2 = 5.5V$

Note 5: Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU= RD = $500\Omega$				Units	Conditions	Figure
Cymbol		$V_{CC} = 4.5 - 5.5V$		V <sub>CC</sub> = 4.0V		Oiiita	Conditions	No.
		Min	Max	Min	Max	1		
t <sub>PHL</sub> , t <sub>PLH</sub>	A or B, to B or A (Note 7)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 2, 3
t <sub>PZH</sub>	Output Enable Time, S to A, B	7.0	30.0		35.0	ns	$V_I$ = OPEN for $t_{PZH}$ BiasV = GND	Figures 2, 3
<sup>†</sup> PZL	Output Enable Time, S to A, B	7.0	30.0		35.0	ns	$V_I = 7V$ for $t_{PZL}$ BiasV = 3V	Figures 2, 3
<sup>t</sup> PHZ	Output Disable Time, S to A, B	1.0	6.9		7.3	ns	$V_I = OPEN \text{ for } t_{PHZ}$ BiasV = GND	Figures 2, 3
t <sub>PLZ</sub>	Output Disable Time, S to A, B	1.0	7.7		7.7	ns	$V_I = 7V$ for $t_{PLZ}$ , BiasV = 3V	Figures 2, 3

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

# Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control pin Input Capacitance	4		pF	V <sub>CC</sub> = 5.0V
C <sub>I/O OFF</sub>	Input/Output Capacitance "OFF State"	8		pF	V <sub>CC</sub> = 5.0V, Switch OFF

Note 8: T<sub>A</sub> = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

### **Undershoot Characteristic** (Note 9)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>OUTU</sub>	Output Voltage During Undershoot	2.5	V <sub>OH</sub> – 0.3		V	Figure 1

Note 9: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


# **Device Test Conditions**

Parameter	Value	Units
V <sub>IN</sub>	see Waveform	V
$R_1 = R_2$	100K	Ω
$V_{TRI}$	11.0	V
V <sub>CC</sub>	5.5	V

# Transient Input Voltage (V<sub>IN</sub>) Waveform



# **AC Loading and Waveforms**



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$ Note:  $C_L$  includes load and stray capacitance,  $C_L$  = 50 pF

Note: Input PRR = 1.0 MHz,  $t_W = 500 \text{ ns}$ 

#### FIGURE 2. AC Test Circuit





FIGURE 3. AC Waveforms



# Package Number MTD56 Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com