

### **Preliminary Technical Data**

#### **FEATURES**

Low Power Operation 5V Operation: 1.0 mA per Channel Max. @ 0-2 Mbps 3.5 mA per Channel Max. @ 10 Mbps **3V Operation:** 0.7 mA per Channel Max. @ 0-2 Mbps 2.1 mA per Channel Max. @ 10 Mbps **Bi-Directional Communication** 3/5V Level Translation High Temperature Operation: 100 °C High Data Rate: DC – 100 Mbps (NRZ) **Precise Timing Characteristics:** 2 ns max. Pulse Width Distortion 2 ns max. Channel-Channel Matching High Common Mode Transient Immunity: >25 kV/µs **Output Enable Function** Wide Body SOIC 16-Lead Package Safety and Regulatory Approvals (Pending) UL Recognition 2500 Vrms for 1 min. per UL 1577 CSA Component Acceptance Notice #5A VDE Certificate of Conformity DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01 DIN EN 60950 (VDÈ 0805):2001-12;ÉN 60950:2000  $V_{IORM} = 560V_{PEAK}$ 

#### **APPLICATIONS**

SPI Interface/Data Converter Isolation RS-232/422/485 Transceiver Isolation Digital Fieldbus Isolation


## Quad-Channel Digital Isolators ADuM1400/ADuM1401/ ADuM1402\*

#### DESCRIPTION

The ADuM140x are four-channel digital isolators based on Analog Devices' *i*Coupler<sup>®</sup> technology. Combining high-speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, non-linear transfer functions, and temperature and lifetime effects are eliminated with the simple, *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discretes are eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices run at one-tenth to one-sixth the power consumption of optocouplers at comparable signal data rates.

The ADuM140x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see Ordering Guide). All ADuM140x models operate with the supply voltage of either side ranging from 2.7V to 5.5V providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM140x provides low pulse width distortion (<2 ns for CRW grade), and tight channel-channel matching (<2 ns for CRW grade). Unlike other optocoupler alternatives, the ADuM140x isolators have a patented refresh feature that ensures DC-correctness in the absence of input logic transitions and during power-up/down conditions.



#### Note

For Principles of Operation, See Application Note "Method of Operation, DC Correctness, and Magnetic Field Immunity" in this data sheet.

\*Protected by U.S. patent 5,952,849 and 6,525,566. Additional patents are pending. *i*Coupler is a registered trademark of Analog Devices, Inc.

#### Rev. PrL, May 9, 2003

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781/329-4700
 www.analog.com

 Fax: 781/326-8703
 © 2003 Analog Devices, Inc. All rights reserved.

### ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS, 5V OPERATION<sup>1</sup>

 $4.5V \le V_{DD1} \le 5.5V$ ,  $4.5V \le V_{DD2} \le 5.5V$ . All Min/Max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at  $T_A = 25$  °C,  $V_{DD1} = V_{DD2} = 5V$ .

Parameter	Symbol	Min.	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, quiescent	I <sub>DDI(Q)</sub>		0.50	0.53	mA	
Output Supply Current, per Channel, quiescent	I <sub>DDO(Q)</sub>		0.19	0.21	mA	
ADuM1400, Supply Current, Four Channels <sup>2</sup> :						
DC–2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		2.2	2.9	mA	DC-1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.9	1.1	mA	DC-1 MHz logic signal freq.
10 Mbps (BRW and CRW grades only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		8.6	11	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.6	3.0	mA	5 MHz logic signal freq.
100 Mbps (CRW grade only)	()					
V <sub>DD1</sub> Supply Current	I <sub>DD1(100)</sub>		76	102	mA	50 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(100)</sub>		21	23	mA	50 MHz logic signal freq.
ADuM1401, Total Supply Current, Four Channels <sup>2</sup> :	()					
DC–2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.8	2.4	mA	DC-1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		1.2	1.5	mA	DC-1 MHz logic signal freq.
10 Mbps (BRW and CRW grades only)	222(Q)					
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		4.1	5.0	mA	5 MHz logic signal freq.
100 Mbps (CRW grade only)	552(10)					
V <sub>DD1</sub> Supply Current	I <sub>DD1(100)</sub>		62	82	mA	50 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	$I_{DD2(100)}$		35	43	mA	50 MHz logic signal freq.
ADuM1402, Total Supply Current, Four Channels <sup>2</sup> :	()					
DC–2 Mbps						
$V_{DD1}$ or $V_{DD2}$ Supply Current	I <sub>DD1(Q)</sub> ,		1.5	2.0	mA	DC-1 MHz logic signal freq.
	I <sub>DD2(Q)</sub>					
10 Mbps (BRW and CRW grades only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(10)</sub> ,		5.6	7.0	mA	5 MHz logic signal freq.
	I <sub>DD2(10)</sub>					
100 Mbps (CRW grade only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(100)</sub> ,		49	62	mA	50 MHz logic signal freq.
	I <sub>DD2(100)</sub>					
For All Models:		10		10		
Input Currents	$I_{IA,}I_{IB,}$	-10	0.01	10	μΑ	$0 \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2}$
	I <sub>IC,</sub> I <sub>ID</sub> ,					$0 \le V_{11}, V_{12} \le V_{DD1}$ or $V_{DD2}$
Logic High Input Threshold	$I_{E1}, I_{E2}$			2.0	V	
Logic Low Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	0.8		2.0	v	
	$V_{IL}, V_{EL}$		5.0		V	
Logic High Output Voltages	V <sub>OAH</sub> ,V <sub>OBH</sub> , V <sub>OCH</sub> ,V <sub>ODH</sub>	$V_{DD1,2} - 0.1$	5.0			$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOCH, VODH VOAL, VOBL	V <sub>DD1,2</sub> - 0.4	4.8 0.0	0.1	V V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ $I_{Ox} = 20 \mu\text{A}, V_{Ix} = V_{IxL}$
Logic Low Output voltages	VOAL, VOBL, VOCL, VODL		0.04	0.1	v V	$I_{Ox} = 20 \ \mu A, \ V_{Ix} = V_{IxL}$ $I_{Ox} = 400 \ \mu A, \ V_{Ix} = V_{IxL}$
	, orthe , ODL		0.04	0.1	v V	$I_{Ox} = 400 \ \mu A, \ V_{Ix} = V_{IxL}$ $I_{Ox} = 4 \ mA, \ V_{Ix} = V_{IxL}$
	1	L	0.2	U. <b>T</b>	v	$\mathbf{v}_{\mathrm{IX}} = \mathbf{v}_{\mathrm{IX}}$

### ELECTRICAL CHARACTERISTICS, 5V OPERATION<sup>1</sup> (continued)

Parameter	Symbol	Min.	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS	<i>Symoo</i> 1		- 7 P		0	
ADuM140xARW:						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_L$ = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	$C_L$ = 15pF,CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50		100	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD			40	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD/OD</sub>			50	ns	C <sub>L</sub> = 15pF,CMOS signal levels
ADuM140xBRW:						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L$ = 15pF,CMOS signal levels
Propagation Delay <sup>5</sup>	$t_{PHL}, t_{PLH}$	20		50	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD			3	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Change Versus Temperature			5		ps/°C	C <sub>L</sub> = 15pF,CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			15	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching, Co-Directional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			15	ns	C <sub>L</sub> = 15pF,CMOS signal levels
ADuM140xCRW:						
Minimum Pulse Width <sup>3</sup>	PW		6.7	10	ns	$C_L$ = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup>		100	150		Mbps	$C_L$ = 15pF,CMOS signal levels
Propagation Delay <sup>5</sup>	$t_{PHL}, t_{PLH}$	18	25	32	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD		0.5	2	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Change Versus Temperature			3		ps/°C	$C_L$ = 15pF,CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			10	ns	$C_L$ = 15pF,CMOS signal levels
Channel-to-Channel Matching, Co-Directional Channels <sup>7</sup>	t <sub>PSKCD</sub>			2	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			10	ns	$C_L$ = 15pF,CMOS signal levels
For All Models:						
Output Disable Propagation Delay (High/Low to High Impedance)	$t_{PHZ}, t_{PLH}$		3	5	ns	$C_L$ = 15pF,CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	$t_{PZH}, t_{PZL}$		3	5	ns	$C_L$ = 15pF,CMOS signal levels
Output Rise/Fall Time (10-90%)	$t_{\rm R}/t_{\rm f}$		2.5		ns	C <sub>L</sub> = 15pF,CMOS signal levels
Common Mode Transient Immunity at Logic High Output <sup>8</sup>	$\left  CM_{H} \right $	25	35		kV/μS	$V_{Ix}=V_{DD1/DD2}, V_{CM} = 1000V,$ transient magnitude = 800V
Common Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		$kV/\mu S$	$V_{Ix} = 0$ , $V_{CM} = 1000V$ , transient magnitude = $800V$
Refresh Rate	$\mathbf{f}_{\mathbf{r}}$		1.2		Mbps	
Input Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDI(D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDO(D)</sub>		0.05		mA/Mbps	

### ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS, 3V OPERATION<sup>1</sup>

 $2.7V \le V_{DD1} \le 3.6V$ ,  $2.7V \le V_{DD2} \le 3.6V$ . All Min/Max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at  $T_A = 25$  °C,  $V_{DD1} = V_{DD2} = 3.0V$ .

Parameter	Symbol	Min.	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, quiescent	I <sub>DDI(Q)</sub>		0.26	0.31	mA	
Output Supply Current, per Channel, quiescent	I <sub>DDO(Q)</sub>		0.11	0.14	mA	
ADuM1400, Supply Current, Four Channels <sup>2</sup> :						
DC–2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.2	1.9	mA	DC-1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.5	0.7	mA	DC-1 MHz logic signal freq.
10 Mbps (BRW and CRW grades only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		1.4	1.8	mA	5 MHz logic signal freq.
100 Mbps (CRW grade only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(100)</sub>		42	65	mA	50 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(100)</sub>		11	14	mA	50 MHz logic signal freq.
ADuM1401, Total Supply Current, Four Channels <sup>2</sup> :	()					
DC–2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.0	1.6	mA	DC-1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	$I_{DD2(Q)}$		0.7	1.0	mA	DC–1 Hz logic signal freq.
10 Mbps (BRW and CRW grades only)	552(Q)					
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.2	3.0	mA	5 MHz logic signal freq.
100 Mbps (CRW grade only)	552(10)					
V <sub>DD1</sub> Supply Current	I <sub>DD1(100)</sub>		34	52	mA	50 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(100)</sub>		19	27	mA	50 MHz logic signal freq.
ADuM1402, Total Supply Current, Four Channels <sup>2</sup> :	DD2(100)					
DC–2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(Q)</sub> ,		0.9	1.3	mA	DC-1 MHz logic signal freq.
	I <sub>DD2(Q)</sub>					
10 Mbps (BRW and CRW grades only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(10)</sub> ,		3.0	4.2	mA	5 MHz logic signal freq.
	I <sub>DD2(10)</sub>					
100 Mbps (CRW grade only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(100)</sub> ,		27	39	mA	50 MHz logic signal freq.
	I <sub>DD2(100)</sub>					
For All Models:						
Input Currents	$I_{IA,}I_{IB,}$	-10	0.01	10	μΑ	$0 \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2}$
	I <sub>IC,</sub> I <sub>ID</sub> ,					$0 \leq V_{11}, V_{12} \leq V_{DD1}$ or $V_{DD2}$
Logic High Input Throshold	$I_{E1}, I_{E2}$			1.6	V	
Logic High Input Threshold Logic Low Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	0.4		1.0	v	
<b>e</b> 1	$V_{IL}, V_{EL}$		2.0		V	
Logic High Output Voltages	V <sub>OAH</sub> ,V <sub>OBH</sub> , V V	$V_{DD1,2}$ -0.1	3.0		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OCH</sub> , V <sub>ODH</sub> V <sub>OAL</sub> , V <sub>OBL</sub>	V <sub>DD1,2</sub> -0.4	2.8 0.0	0.1	V V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	VOCL VODL		0.04	0.1	V V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
		L	0.2	0.4	v	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$

### ELECTRICAL CHARACTERISTICS, 3V OPERATION<sup>1</sup> (continued)

Maximum Data Rate41Mbps $C_L = 15pF, CMOS signal levelPropagation Delay5Pulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD40nsC_L = 15pF, CMOS signal levelPropagation Delay Skew6t_{PSK}50100nsC_L = 15pF, CMOS signal levelChannel-to-Channel Matching7t_{PSK}50nsC_L = 15pF, CMOS signal levelMinimum Pulse Width3PW10nsC_L = 15pF, CMOS signal levelMaximum Data Rate4PW10nsC_L = 15pF, CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5t_{PHL}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD3nsC_L = 15pF, CMOS signal levelChange Versus Temperature5p_{SK}22nsC_L = 15pF, CMOS signal levelPropagation Delay Skew (Equal Temperature)^6t_{PSK}22nsC_L = 15pF, CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15pF, CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = $	WITCHING SPECIFICATIONS <u>ADuM140xARW:</u> Minimum Pulse Width <sup>3</sup> Maximum Data Rate <sup>4</sup> Propagation Delay <sup>5</sup> Pulse Width Distortion,  t <sub>PLH</sub> -t <sub>PHL</sub>   <sup>5</sup> Propagation Delay Skew <sup>6</sup> Channel-to-Channel Matching <sup>7</sup> <u>ADuM140xBRW:</u> Minimum Pulse Width <sup>3</sup>	PW t <sub>PHL</sub> , t <sub>PLH</sub> PWD t <sub>PSK</sub>	1	V F	1000	-	$C_L$ = 15pF,CMOS signal levels $C_I$ = 15pF,CMOS signal levels
Minimum Pulse Width3PW1000ns $C_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelMaximum Data Rate41MbpsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelPropagation Delay5PWD40nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelPropagation Delay Skew6t_{PHL}, t_{PLH}50100nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelChannel-to-Channel Matching7t_{PSK}50nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelMinimum Pulse Width3PW100nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelMaximum Data Rate4PW100nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelPropagation Delay5PWD3nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD3nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD3nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelPropagation Delay Skew (Equal Temperature)6t_{PSK}22nsC_L = 15pF, CMOS signal levelC_L = 15pF, CMOS signal levelPropagation Delay Skew (Equal Temperature)6t_{PSK}22nsC_L = 15pF, CMOS signal levelD_L = 15pF, CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15pF,$	Minimum Pulse Width <sup>3</sup> Maximum Data Rate <sup>4</sup> Propagation Delay <sup>5</sup> Pulse Width Distortion,  t <sub>PLH</sub> -t <sub>PHL</sub>   <sup>5</sup> Propagation Delay Skew <sup>6</sup> Channel-to-Channel Matching <sup>7</sup> <u>ADuM140xBRW:</u> Minimum Pulse Width <sup>3</sup>	t <sub>PHL</sub> , t <sub>PLH</sub> PWD t <sub>PSK</sub>	_			-	
Maximum Data Rate <sup>4</sup> 1Mbps $C_{L} = 15 pF, CMOS signal levelPropagation Delay5P_{PIL, Ptp_{HL}}50100nsC_{L} = 15 pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD40nsC_{L} = 15 pF, CMOS signal levelChannel-to-Channel Matching7t_{PSK}50nsC_{L} = 15 pF, CMOS signal levelADuM140xBRW:t_{PSK}50nsC_{L} = 15 pF, CMOS signal levelMinimum Pulse Width3PW100nsC_{L} = 15 pF, CMOS signal levelMaximum Data Rate410nsC_{L} = 15 pF, CMOS signal levelPropagation Delay5PW100nsC_{L} = 15 pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD3nsC_{L} = 15 pF, CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_{L} = 15 pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD3nsC_{L} = 15 pF, CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_{L} = 15 pF, CMOS signal levelPropagation Delay Skew (Equal Temperature)6t_{PSK}22nsC_{L} = 15 pF, CMOS signal levelChannel-to-Channel Matching, Co-Directional Channels7t_{PSKOD}22nsC_{L} = 15 pF, CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_{L} = 15 pF, CMOS signal level$	Maximum Data Rate <sup>4</sup> Propagation Delay <sup>5</sup> Pulse Width Distortion,  t <sub>PLH</sub> -t <sub>PHL</sub>   <sup>5</sup> Propagation Delay Skew <sup>6</sup> Channel-to-Channel Matching <sup>7</sup> <u>ADuM140xBRW:</u> Minimum Pulse Width <sup>3</sup>	t <sub>PHL</sub> , t <sub>PLH</sub> PWD t <sub>PSK</sub>	_			-	
Propagation Delay <sup>5</sup> $t_{PHL}, t_{PLH}$ 50100ns $C_L = 15pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD40nsC_L = 15pF, CMOS signal levelPropagation Delay Skew6t_{PSK}50nsC_L = 15pF, CMOS signal levelChannel-to-Channel Matching7t_{PSK}50nsC_L = 15pF, CMOS signal levelADuM140xBRW:Minimum Pulse Width3PW100nsC_L = 15pF, CMOS signal levelMinimum Data Rate4PW100nsC_L = 15pF, CMOS signal levelPropagation Delay5PWD100nsC_L = 15pF, CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5t_{PHL}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPropagation Delay5t_{PLH}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPropagation Delay5t_{PLH}, t_{PLH}2050nsC_L = 15pF, CMOS signal levelPropagation Delay Skew (Equal Temperature)6t_{PSK}22nsC_L = 15pF, CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15pF, CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15pF, CMOS signal level$	Propagation Delay <sup>5</sup> Pulse Width Distortion,  t <sub>PLH</sub> -t <sub>PHL</sub>   <sup>5</sup> Propagation Delay Skew <sup>6</sup> Channel-to-Channel Matching <sup>7</sup> <u>ADuM140xBRW:</u> Minimum Pulse Width <sup>3</sup>	PWD t <sub>PSK</sub>	_		100	Mbps	$C_{I} = 15 pF, CMOS signal levels$
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ PWD40ns $C_L = 15pF,CMOS signal levelPropagation Delay Skew6t_{PSK}50nsC_L = 15pF,CMOS signal levelChannel-to-Channel Matching7t_{PSK}50nsC_L = 15pF,CMOS signal levelADuM140xBRW:t_{PSKCD/OD}50nsC_L = 15pF,CMOS signal levelMinimum Pulse Width3PW100nsC_L = 15pF,CMOS signal levelMaximum Data Rate410nsC_L = 15pF,CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_L = 15pF,CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5t_{PHL}, t_{PLH}2050nsC_L = 15pF,CMOS signal levelChange Versus Temperature5ps/^{\circ}CC_L = 15pF,CMOS signal levelC_L = 15pF,CMOS signal levelPropagation Delay Skew (Equal Temperature)6t_{PSK}22nsC_L = 15pF,CMOS signal levelChannel-to-Channel Matching, Co-Directional Channels7t_{PSKCD}3nsC_L = 15pF,CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15pF,CMOS signal level$	Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ Propagation Delay Skew <sup>6</sup> Channel-to-Channel Matching <sup>7</sup> <u>ADuM140xBRW:</u> Minimum Pulse Width <sup>3</sup>	PWD t <sub>PSK</sub>	50		100		
Propagation Delay Skew6 $t_{PSK}$ 50ns $C_L = 15pF,CMOS signal levelChannel-to-Channel Matching7t_{PSK}50nsC_L = 15pF,CMOS signal levelADuM140xBRW:50nsC_L = 15pF,CMOS signal levelMinimum Pulse Width3PW100nsC_L = 15pF,CMOS signal levelMaximum Data Rate410nsC_L = 15pF,CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_L = 15pF,CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5t_{PHL}, t_{PLH}2050nsC_L = 15pF,CMOS signal levelChange Versus Temperature5ps/^{\circ}CC_L = 15pF,CMOS signal levelPropagation Delay Skew (Equal Temperature)6t_{PSK}22nsC_L = 15pF,CMOS signal levelChannel-to-Channel Matching, Co-Directional Channels7t_{PSKCD}3nsC_L = 15pF,CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15pF,CMOS signal level$	Propagation Delay Skew <sup>6</sup> Channel-to-Channel Matching <sup>7</sup> <u>ADuM140xBRW:</u> Minimum Pulse Width <sup>3</sup>	t <sub>PSK</sub>			100	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching $t_{PSKCD/OD}$ 50ns $C_L = 15pF,CMOS$ signal levelADuM140xBRW: Minimum Pulse Width3PW100ns $C_L = 15pF,CMOS$ signal levelMaximum Data Rate4PW100ns $C_L = 15pF,CMOS$ signal levelPropagation Delay5tpHL, tpLH2050ns $C_L = 15pF,CMOS$ signal levelPulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ tpHL, tpLH2050ns $C_L = 15pF,CMOS$ signal levelChange Versus Temperature5ps/%C $C_L = 15pF,CMOS$ signal level $C_L = 15pF,CMOS$ signal levelPropagation Delay Skew (Equal Temperature)6 $t_{PSK}$ 22ns $C_L = 15pF,CMOS$ signal levelChannel-to-Channel Matching, Co-Directional Channels7 $t_{PSKCD}$ 3ns $C_L = 15pF,CMOS$ signal levelChannel-to-Channel Matching, Opposing-Directional Channels7 $t_{PSKOD}$ 22ns $C_L = 15pF,CMOS$ signal level	Channel-to-Channel Matching <sup>7</sup> <u>ADuM140xBRW:</u> Minimum Pulse Width <sup>3</sup>				40	ns	C <sub>L</sub> = 15pF,CMOS signal levels
ADuM140xBRW: Minimum Pulse Width³PW100ns $C_L = 15pF,CMOS$ signal level MbpsMaximum Data Rate410ns $C_L = 15pF,CMOS$ signal level MbpsPropagation Delay5 $t_{PHL}, t_{PLH}$ 2050ns $C_L = 15pF,CMOS$ signal level MbpsPulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ $t_{PHL}, t_{PLH}$ 2050ns $C_L = 15pF,CMOS$ signal level MbpsChange Versus Temperature5 $ps/^{\circ}C$ $C_L = 15pF,CMOS$ signal level $C_L = 15pF,CMOS$ signal levelPropagation Delay Skew (Equal Temperature)^6 $t_{PSK}$ 22ns $C_L = 15pF,CMOS$ signal level $C_L = 15pF,CMOS$ signal levelChannel-to-Channel Matching, Co-Directional Channels7 $t_{PSKCD}$ 3ns $C_L = 15pF,CMOS$ signal levelChannel-to-Channel Matching, Opposing-Directional Channels7 $t_{PSKOD}$ 22ns $C_L = 15pF,CMOS$ signal level	ADuM140xBRW: Minimum Pulse Width <sup>3</sup>	tps//CD/OD			50	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Minimum Pulse Width³PW100ns $C_L = 15pF,CMOS$ signal leveMaximum Data Rate41010Mbps $C_L = 15pF,CMOS$ signal levePropagation Delay5 $t_{PHL}, t_{PLH}$ 2050ns $C_L = 15pF,CMOS$ signal levePulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ PWD3ns $C_L = 15pF,CMOS$ signal leveChange Versus Temperature5ps/°C $C_L = 15pF,CMOS$ signal levePropagation Delay Skew (Equal Temperature)6 $t_{PSK}$ 22ns $C_L = 15pF,CMOS$ signal leveChannel-to-Channel Matching, Co-Directional Channels7 $t_{PSKCD}$ 3ns $C_L = 15pF,CMOS$ signal leveChannel-to-Channel Matching, Opposing-Directional Channels7 $t_{PSKOD}$ 22ns $C_L = 15pF,CMOS$ signal leve	Minimum Pulse Width <sup>3</sup>	"ISKUD/UD			50	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup> 10Mbps $C_L = 15pF,CMOS signal levelPropagation Delay5t_{PHL}, t_{PLH}2050nsC_L = 15pF,CMOS signal levelPulse Width Distortion,  t_{PLH}-t_{PHL} ^5PWD3nsC_L = 15pF,CMOS signal levelChange Versus Temperature5ps/°CC_L = 15pF,CMOS signal levelPropagation Delay Skew (Equal Temperature)6t_{PSK}22nsC_L = 15pF,CMOS signal levelChannel-to-Channel Matching, Co-Directional Channels7t_{PSKCD}3nsC_L = 15pF,CMOS signal levelChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15pF,CMOS signal level$							
Propagation Delay5 $t_{PHL}$ , $t_{PLH}$ 2050ns $C_L = 15 pF, CMOS$ signal levelPulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ PWD3ns $C_L = 15 pF, CMOS$ signal levelChange Versus Temperature5ps/°C $C_L = 15 pF, CMOS$ signal levelPropagation Delay Skew (Equal Temperature)^6 $t_{PSK}$ 22ns $C_L = 15 pF, CMOS$ signal levelChannel-to-Channel Matching, Co-Directional Channels7 $t_{PSKCD}$ 3ns $C_L = 15 pF, CMOS$ signal levelChannel-to-Channel Matching, Opposing-Directional Channels7 $t_{PSKCD}$ 3ns $C_L = 15 pF, CMOS$ signal level	Maximum Data Rate <sup>4</sup>	PW			100	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ PWD3ns $C_L = 15 pF, CMOS signal levelps/^{OC}Change Versus Temperature55ps/^{OC}C_L = 15 pF, CMOS signal levelps/^{OC}Propagation Delay Skew (Equal Temperature)^6t_{PSK}22nsC_L = 15 pF, CMOS signal levelps/^{OC}Channel-to-Channel Matching, Co-Directional Channels7t_{PSKCD}3nsC_L = 15 pF, CMOS signal levelps/^{OC}Channel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15 pF, CMOS signal levelps/^{OC}$	mannan Duu Kut		10			Mbps	C <sub>L</sub> = 15pF,CMOS signal levels
Change Versus Temperature5 $ps/^{\circ}C$ $C_L = 15pF,CMOS$ signal levelPropagation Delay Skew (Equal Temperature)^6 $t_{PSK}$ 22ns $C_L = 15pF,CMOS$ signal levelChannel-to-Channel Matching, Co-Directional Channels7 $t_{PSKCD}$ 3ns $C_L = 15pF,CMOS$ signal levelChannel-to-Channel Matching, Opposing-Directional Channels7 $t_{PSKOD}$ 22ns $C_L = 15pF,CMOS$ signal level	Propagation Delay <sup>5</sup>	$t_{PHL}, t_{PLH}$	20		50	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Propagation Delay Skew (Equal Temperature)^6 $t_{PSK}$ 22ns $C_L = 15 pF, CMOS signal leveChannel-to-Channel Matching, Co-Directional Channels7t_{PSKCD}3nsC_L = 15 pF, CMOS signal leveChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKCD}22nsC_L = 15 pF, CMOS signal leveChannel-to-Channel Matching, Opposing-Directional Channels7t_{PSKOD}22nsC_L = 15 pF, CMOS signal leve$	Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD			3	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching, Co-Directional Channels7 $t_{PSKCD}$ 3ns $C_L = 15 pF$ , CMOS signal leveChannel-to-Channel Matching, Opposing-Directional Channels7 $t_{PSKOD}$ 22ns $C_L = 15 pF$ , CMOS signal leve	Change Versus Temperature			5		ps/°C	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup> $t_{PSKOD}$ 22 ns $C_L = 15 pF$ , CMOS signal level	Propagation Delay Skew (Equal Temperature) <sup>6</sup>	t <sub>PSK</sub>			22	ns	C <sub>L</sub> = 15pF,CMOS signal levels
					3	ns	C <sub>L</sub> = 15pF,CMOS signal levels
ADuM140xCRW	Channel-to-Channel Matching, Opposing-Directional Channels	t <sub>PSKOD</sub>			22	ns	C <sub>L</sub> = 15pF,CMOS signal levels
	ADuM140xCRW:						
		PW		6.7	10	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup> 100 150 Mbps $C_L = 15 pF$ , CMOS signal level	Maximum Data Rate <sup>4</sup>		100	150		Mbps	C <sub>L</sub> = 15pF,CMOS signal levels
Propagation Delay <sup>5</sup> $t_{PHL}$ , $t_{PLH}$ 20 34 45 ns $C_L$ = 15pF,CMOS signal level	Propagation Delay <sup>5</sup>	$t_{PHL}, t_{PLH}$	20	34	45	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$ PWD 0.5 2 ns $C_L = 15 pF$ , CMOS signal level	Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD		0.5	2	ns	C <sub>L</sub> = 15pF,CMOS signal levels
				3		ps/°C	C <sub>L</sub> = 15pF,CMOS signal levels
	Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			16	ns	C <sub>L</sub> = 15pF,CMOS signal levels
	Channel-to-Channel Matching, Co-Directional Channels	$s^7 t_{PSKCD}$			2	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup> $t_{PSKOD}$ 16 ns $C_L = 15 pF$ , CMOS signal level	Channel-to-Channel Matching, Opposing-Directional Channels	t <sub>PSKOD</sub>			16	ns	C <sub>L</sub> = 15pF,CMOS signal levels
For All Models:							
Output Disable Propagation Delay (High/Low to High Impedance) $t_{PHZ}$ , $t_{PLH}$ 35ns $C_L=15pF$ , CMOS signal level		$t_{PHZ}, t_{PLH}$		3	5	ns	$C_L$ = 15pF,CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low) $t_{PZH}$ , $t_{PZL}$ 35ns $C_L$ = 15pF,CMOS signal level		$t_{PZH}, t_{PZL}$		3	5	ns	$C_L$ = 15pF,CMOS signal levels
Output Rise/Fall Time (10-90%) $t_R/t_f$ 3 ns $C_L = 15 pF, CMOS signal level$	Output Rise/Fall Time (10-90%)	$t_{\rm R}/t_{\rm f}$		3		ns	$C_L$ = 15pF,CMOS signal levels
Common Mode Transient Immunity at Logic High $ CM_H $ 25 35 $kV/\mu S$ $V_{Ix}=V_{DDI/DD2}$ , $V_{CM} = 1000V$ , transient magnitude = 800V		$ CM_{H} $	25	35		kV/μS	$V_{Ix} = V_{DD1/DD2}, V_{CM} = 1000V,$ transient magnitude = 800V
Common Mode Transient Immunity at Logic Low $ CM_L $ 25 35 $kV/\mu S$ $V_{Ix} = 0, V_{CM} = 1000V,$ Output <sup>8</sup> $V_{Ix} = 0, V_{CM} = 1000V,$	Common Mode Transient Immunity at Logic Low Output <sup>8</sup>	$ CM_L $	25	35		$kV/\mu S$	$V_{Ix} = 0, V_{CM} = 1000V,$
Refresh Rate $f_r$ 1.1 Mbps	*	f <sub>r</sub>		1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>9</sup> I <sub>DDI(D)</sub> 0.10 mA/Mbps	Input Dynamic Supply Current, per Channel <sup>9</sup>	-		0.10		·	
Output Dynamic Supply Current, per Channel <sup>9</sup> I <sub>DDO(D)</sub> 0.03 mA/Mbps				0.03			

# ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS, Mixed 5/3V or 3/5V OPERATION<sup>1</sup>

5/3V operation:  $4.5V \le V_{DD1} \le 5.5V$ ,  $2.7V \le V_{DD2} \le 3.6V$ . 3/5V operation:  $2.7V \le V_{DD1} \le 3.6V$ ,  $4.5V \le V_{DD2} \le 5.5V$ . All Min/Max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = 3.0V$ ,  $V_{DD2} = 5V$  or  $V_{DD1} = 5V$ ,  $V_{DD2} = 3.0V$ .

Parameter	Symbol	Min.	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Symbol	IVIIII.	1.70	IVIAA	Unit	
Input Supply Current, per Channel, quiescent	I <sub>DDI(Q)</sub>					
5/3V Operation	DDI(Q)		0.50	0.53	mA	
3/5V Operation			0.26	0.31	mA	
Output Supply Current, per Channel, quiescent	I <sub>DDO(Q)</sub>					
5/3V Operation	DDO(Q)		0.11	0.14	mA	
3/5V Operation			0.19	0.21	mA	
ADuM1400, Supply Current, Four Channels <sup>2</sup> :						
DC–2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>					
5/3V Operation	DDI(Q)		2.2	2.9	mA	DC-1 MHz logic signal freq.
3/5V Operation			1.2	1.9	mA	DC–1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		··-	1.9		De Think togie signa heq.
5/3V Operation	1DD2(Q)		0.5	0.7	mA	DC-1 MHz logic signal freq.
3/5V Operation			0.9	1.1	mA	DC–1 MHz logic signal freq.
10 Mbps (BRW and CRW grades only)			0.5			De Think togie signa heq.
$V_{DD1}$ Supply Current	I <sub>DD1(10)</sub>					
5/3V Operation	*DD1(10)		8.6	11	mA	5 MHz logic signal freq.
3/5V Operation			4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		1.5	0.5	1112 1	5 WHIZ logic signal freq.
5/3V Operation	*DD2(10)		1.4	1.8	mA	5 MHz logic signal freq.
3/5V Operation			2.6	3.0	mA	5 MHz logic signal freq.
100 Mbps (CRW grade only)			2.0	5.0	1112 1	5 WHIZ logic signal freq.
$V_{DD1}$ Supply Current	I <sub>DD1(100)</sub>					
5/3V Operation	*DD1(100)		76	102	mA	50 MHz logic signal freq.
3/5V Operation			42	65	mA	50 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(100)</sub>		12	05	1112 1	so winz logie signar neq.
5/3V Operation	*DD2(100)		11	14	mA	50 MHz logic signal freq.
3/5V Operation			21	23	mA	50 MHz logic signal freq.
ADuM1401, Supply Current, Four Channels <sup>2</sup> :			21	25	1112 \$	50 WHIZ logic signal freq.
DC-2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>					
5/3V Operation	1DDI(Q)		1.8	2.4	mA	DC-1 MHz logic signal freq.
3/5V Operation			1.0	1.6	mA	DC-1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		1.0	1.0	1112 \$	De 1 Willz lögle signal freq.
5/3V Operation	IDD2(Q)		0.7	1.0	mA	DC-1 MHz logic signal freq.
3/5V Operation			1.2	1.5	mA	DC-1 MHz logic signal freq.
10 Mbps (BRW and CRW grades only)			1.2	1.5	1112 \$	De 1 witz lögle signat freq.
$V_{DD1}$ Supply Current	I <sub>DD1(10)</sub>					
5/3V Operation	*DD1(10)		7.1	9.0	mA	5 MHz logic signal freq.
3/5V Operation			3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		5.7	5.4	1112 \$	5 WHIZ TOBIC SIGnal freq.
5/3V Operation	*DD2(10)		2.2	3.0	mA	5 MHz logic signal freq.
3/5V Operation			4.1	5.0	mA	5 MHz logic signal freq.
100 Mbps (CRW grade only)			4.1	5.0	шл	5 WITZ logic signal freq.
V <sub>DD1</sub> Supply Current	I <sub>DD1(100)</sub>					
5/3V Operation	<sup>1</sup> DD1(100)		62	82	mA	50 MHz logic signal freq.
3/5V Operation 3/5V Operation			02 34	82 52	mA	50 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	Inner		34	52	ШA	50 miliz logic signal fieq.
5/3V Operation	I <sub>DD2(100)</sub>		19	27	mA	50 MHz logic signal freq.
3/5V Operation 3/5V Operation			35	43	mA	50 MHz logic signal freq.
			35	43	шА	50 miliz logic signal neq.

### ELECTRICAL CHARACTERISTICS, Mixed 5/3V or 3/5V OPERATION<sup>1</sup> (continued)

Parameter	Symbol	Min.	Тур	Max	Unit	Test Conditions
ADuM1402, Total Supply Current, Four Channels <sup>2</sup> :						
DC–2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>					
5/3V Operation			1.5	2.0	mA	DC-1 MHz logic signal freq.
3/5V Operation			0.9	1.3	mA	DC-1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>					
5/3V Operation			0.9	1.3	mA	DC-1 MHz logic signal freq.
3/5V Operation			1.5	2.0	mA	DC-1 MHz logic signal freq.
10 Mbps (BRW and CRW grades only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>					
5/3V Operation			5.6	7.0	mA	5 MHz logic signal freq.
3/5V Operation			3.0	4.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>					
5/3V Operation			3.0	4.2	mA	5 MHz logic signal freq.
3/5V Operation			5.6	7.0	mA	5 MHz logic signal freq.
100 Mbps (CRW grade only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(100)</sub>					
5/3V Operation			49	62	mA	50 MHz logic signal freq.
3/5V Operation			27	39	mA	50 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(100)</sub>					
5/3V Operation			27	39	mA	50 MHz logic signal freq.
3/5V Operation			49	62	mA	50 MHz logic signal freq.
For All Models:						
Input Currents	$I_{IA,} I_{IB,}$	-10	0.01	10	μΑ	$0 \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2}$
	I <sub>IC,</sub> I <sub>ID</sub> ,					$0 \leq V_{I1}, V_{I2} \leq V_{DD1}$ or $V_{DD2}$
	$I_{E1}, I_{E2}$					
Logic High Input Threshold	$V_{IH}, V_{EH}$			•	•••	
5/3V Operation				2.0	V	
3/5V Operation				1.6	V	
Logic Low Input Threshold	$V_{IL}, V_{EL}$					
5/3V Operation		0.8			V	
3/5V Operation		0.4			V	
Logic High Output Voltages	V <sub>OAH</sub> ,V <sub>OBH</sub> ,	V <sub>DD1/2</sub> -0.1	V <sub>DD1/2</sub>		V	$I_{Ox} = -20 \ \mu A, \ V_{Ix} = V_{IxH}$
	V <sub>OCH</sub> ,V <sub>ODH</sub>	$V_{\text{DD1/2}}\text{-}0.4$		0.1	V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> ,		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	V <sub>OCL</sub> ,V <sub>ODL</sub>		0.04	0.1	V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$

### ELECTRICAL CHARACTERISTICS, Mixed 5/3V or 3/5V OPERATION<sup>1</sup> (continued)

Parameter SWITCHING SPECIFICATIONS	Symbol	Min.		Max	Unit	Test Conditions
			Тур			
ADuM140xARW:						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	$C_L$ = 15pF,CMOS signal levels
Propagation Delay <sup>5</sup> t	t <sub>PHL</sub> , t <sub>PLH</sub>	50		100	ns	$C_L$ = 15pF,CMOS signal levels
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD			40	ns	$C_L = 15 pF, CMOS signal levels$
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_L$ = 15pF,CMOS signal levels
	t <sub>PSKCD/OD</sub>			50	ns	$C_L$ = 15pF,CMOS signal levels
ADuM140xBRW:	1 SHCB/OD					
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L$ = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15 pF, CMOS signal levels$
Propagation Delay <sup>5</sup> t	t <sub>PHL</sub> , t <sub>PLH</sub>	15		50	ns	$C_L$ = 15pF,CMOS signal levels
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD			3	ns	$C_L$ = 15pF,CMOS signal levels
Change Versus Temperature			5		ps/°C	$C_L$ = 15pF,CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	$C_L$ = 15pF,CMOS signal levels
Channel-to-Channel Matching, Co-Directional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			22	ns	$C_L$ = 15pF,CMOS signal levels
ADuM140xCRW:	ISKOD					
Minimum Pulse Width <sup>3</sup>	PW		6.7	10	ns	$C_L$ = 15pF,CMOS signal levels
Maximum Data Rate <sup>4</sup>		100	150		Mbps	$C_L$ = 15pF,CMOS signal levels
Propagation Delay <sup>5</sup> t	t <sub>PHL</sub> , t <sub>PLH</sub>	20	29	40	ns	$C_L = 15 pF, CMOS signal levels$
Pulse Width Distortion, $ t_{PLH}-t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15 pF, CMOS signal levels$
Change Versus Temperature			3		ps/°C	$C_L = 15 pF, CMOS signal levels$
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			14	ns	$C_L$ = 15pF,CMOS signal levels
Channel-to-Channel Matching, Co-Directional Channels <sup>7</sup>	t <sub>PSKCD</sub>			2	ns	$C_L = 15 pF, CMOS signal levels$
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			14	ns	$C_L$ = 15pF,CMOS signal levels
For All Models:						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		3	5	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		3	5	ns	C <sub>L</sub> = 15pF,CMOS signal levels
Output Rise/Fall Time (10-90%)	$t_{\rm R}/t_{\rm f}$					C <sub>L</sub> = 15pF,CMOS signal levels
5/3V Operation			3.0		ns	
3/5V Operation			2.5		ns	
Common Mode Transient Immunity at Logic High Output <sup>8</sup>	$\left  CM_{H} \right $	25	35		kV/μS	$V_{Ix} = V_{DD1/DD2}, V_{CM} = 1000V,$ transient magnitude = 800V
Common Mode Transient Immunity at Logic Low Output <sup>8</sup>	$\left  CM_{L} \right $	25	35		$kV/\mu S$	$V_{Ix} = 0, V_{CM} = 1000V,$ transient magnitude = 800V
Refresh Rate	$\mathbf{f}_{\mathbf{r}}$					e
5/3V Operation			1.2		Mbps	
3/5V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDI(D)</sub>					
5/3V Operation	. ,		0.19		mA/Mbps	
3/5V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDI(D)</sub>				-	
5/3V Operation	. /		0.03		mA/Mbps	
3/5V Operation			0.05		mA/Mbps	

### ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS

NOTES:

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> Supply current values are for all four channels combined running at identical data rates. Output supply current values are are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in "Power Consumption" application note in this data sheet. See TPCs 1-3 for information on per-channel supply current as a function of data rate for unloaded and loaded. See TPCs 4-8 for total I<sub>DD1</sub> and I<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/1401/1402 channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{5}$  t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>1x</sub> signal to the 50% level of the falling edge of the V<sub>0x</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>1x</sub> signal to the 50% level of the rising edge of the V<sub>0x</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier, regardless of logic state. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier, regardless of logic state.

 $^{8}$  CM<sub>H</sub> is the maximum common mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common mode voltage slew rate than can be sustained while maintaining V<sub>O</sub> < 0.8V. The common mode voltage slew rates apply to both rising and falling common mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic Supply Current is the incremental amount of supply current required for a 1 Mbps increased in signal data rate.

See TPCs 1-3 for information on per-channel supply current for unloaded and loaded conditions. See "Power Consumption" application note in this data sheet for guidance on calculating per-channel supply current for a given data rate.

#### PACKAGE CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-Output) <sup>1</sup>	R <sub>I-O</sub>		$10^{12}$		Ω	
Capacitance (Input-Output) <sup>1</sup>	C <sub>I-O</sub>		2.2		pF	f = 1 MHz
Input Capacitance	CI		4.0		pF	
IC Junction-to-Case Thermal Resistance, Side 1	$\theta_{jci}$		33		°Ĉ/W	Thermocouple
IC Junction-to-Case Thermal Resistance, Side 2	$\theta_{jco}$		28		°C/W	located at center of
						package underside

NOTES:

<sup>1</sup> Device considered a two-terminal device: pins 1, 2, 3,4,5,6,7, and 8 shorted together and pins 9,10,11,12,13,14,15, and 16 shorted together.

#### **REGULATORY INFORMATION**

The ADuM140x will be approved by the following organizations upon product release:

$\mathbf{UL}^1$	CSA	VDE <sup>2</sup>
To be recognized under 1577	To be approved under CSA	To be approved according to:
component recognition program	Component Acceptance Notice #5A	DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01
		DIN EN 60950 (VDE 0805):2001-12; EN 60950:2000

NOTES:

<sup>1</sup> In accordance with UL1577, each ADuM140x is proof tested by applying an insulation test voltage ≥3000 Vrms for 1 second

(current leakage detection limit = 5  $\mu$ A)

<sup>2</sup> In accordance with DIN EN 60747-5-2, each ADuM140x is proof tested by applying an insulation test voltage ≥1050 V<sub>PEAK</sub> for 1 second (partial discharge detection limit = 5 pC).

#### INSULATION AND SAFETY-RELATED SPECIFICATIONS

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V <sub>RMS</sub>	1 minute duration
Minimum External Air Gap	L(I01)	7.40	mm	Measured from input terminals to output
(Clearance)		min.		terminals, shortest distance through air.
Minimum External Tracking	L(I02)	8.51	mm	Measured from input terminals to output
(Creepage)		min.		terminals, shortest distance path along body.
Minimum Internal Gap		0.017	mm	Insulation distance through insulation.
(Internal Clearance)		min.		_
Tracking Resistance	CTI	>175	Volts	DIN IEC 112/VDE 0303 Part 1
(Comparative Tracking Index)				
Isolation Group		IIIa		Material Group (DIN VDE 0110,1/89,Table 1)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110			
for rated mains voltage <= 150Vrms		I - IV	
for rated mains voltage <= 300Vrms		I - III	
for rated mains voltage <= 400Vrms		I - II	
Climatic Classification		40/100/21	
Pollution Degree (DIN VDE 0110, Table 1)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	560	Vpeak
Input to Output Test Voltage, Method b1	V <sub>PR</sub>	1050	Vpeak
$V_{IORM} \ge 1.875 = V_{PR}$ , 100% Production Test,			
$t_m = 1 \text{sec}$ , Partial Discharge $< 5 \text{pC}$			
Input to Output Test Voltage, Method a	$V_{PR}$		
After Environmental Tests Subgroup 1)			
$V_{IORM} \ge 1.6 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge $< 5pC$		896	Vpeak
After Input and/or Safety Test Subgroup 2/3)			
$V_{IORM} \ge 1.2 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge < 5pC		672	Vpeak
Highest Allowable Over-Voltage	V <sub>TR</sub>	4000	Vpeak
(Transient Over-voltage, $t_{TR} = 10$ sec)			
Safety-limiting values (Maximum value allowed in the event of a failure, also			
see Thermal Derating Curve, Figure 1)			
Case Temperature	Ts	150	°C
Side 1 Current	I <sub>S1</sub>	265	mA
Side 2 Current	I <sub>S2</sub>	335	mA
Insulation Resistance at Ts, $V_{IO} = 500V$	Rs	>109	Ω

This isolator is suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety date shall be ensured by means of protective circuits. "\*" marking on packages denotes DIN EN 60747-5-2 approval for 560  $V_{PEAK}$  working voltage.




Figure 1. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Min.	Max.	Units
T <sub>A</sub>	-40	100	°C
V <sub>DD1,2</sub>	2.7	5.5	V
,		1.0	ms
	T <sub>A</sub>	$T_A$ -40	$T_{A}$ -40 100

NOTES:

<sup>1</sup> All voltages are relative to their respective ground.

See application note "Method of Operation, DC Correctness, and Magnetic Field Immunity" for information on immunity to external magnetic fields.

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	T <sub>ST</sub>	-65	150	°C
Ambient Operating Temperature	T <sub>A</sub>	-40	100	°C
Supply Voltages <sup>2</sup> Input Voltage <sup>2,3</sup>	$V_{DD1}$ , $V_{DD2}$	-0.5	6.5	V
Input Voltage <sup>2,3</sup>	$V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID}$ , $V_{E1}$ , $V_{E2}$	-0.5	$V_{DDI}$ + 0.5	V
Output Voltage <sup>2,3</sup>	V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , V <sub>OD</sub>	-0.5	$V_{DDO} + 0.5$	V
Average Output Current, Per Pin <sup>4</sup>				
Side 1	I <sub>O1</sub>	-18	18	mA
Side 2	I <sub>O2</sub>	-22	22	mA
ESD (Human Body Model)		-2.0	2.0	KV
Lead Solder Temperature (Hand Soldering)	Heating at Lead Tip 275°C	$C \pm 10^{\circ}$ for 20 $C$	Seconds	
Solder Reflow Temperature Profile	JEDEC Standard 20A			

NOTES:

<sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings apply individually only, not in combination. Ambient temperature = 25°C unless otherwise noted.

<sup>2</sup>All voltages are relative to their respective ground.

<sup>3</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively.

<sup>4</sup> See Figure 1 for maximum rated current values for various temperatures.

V <sub>IX</sub> Input <sup>1</sup>	V <sub>EX</sub> Input	V <sub>DDI</sub> State <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>	V <sub>OX</sub> Output <sup>1</sup>	Note
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
Х	L	Powered	Powered	Z	
Х	H or NC	Unpowered	Powered	Н	Outputs returns to input state within 1 $\mu$ sec of V <sub>DDI</sub> power restoration.
Х	L	Unpowered	Powered	Z	
Х	Х	Powered	Unpowered	Indeterminate	Outputs returns to input state within 1 $\mu$ sec of V <sub>DDO</sub> power restoration if V <sub>EX</sub> state is H or NC. Outputs returns to high impedance state within 5 ns of V <sub>DDO</sub> power restoration if V <sub>EX</sub> state is L.

NOTE:


<sup>1</sup> V<sub>IX</sub> and V<sub>OX</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>EX</sub> refers to the output enable signal on the same sie as the V<sub>OX</sub> outputs.  $V_{DDI}$  and  $V_{DDO}$  refer to the supply voltages on the input and output sides of the given channel, respectively.

Ordering Guide							
Model	No.	No.	Max.	Max.	Max.	Channel-to-Channel	Package
	Inputs,	Inputs,	Data	Propagation	Pulse Width	Matching,	Description
	$V_{DD1}$	V <sub>DD2</sub>	Rate	Delay, 5V	Distortion	Co-Directional Channels	
	Side	Side	(Mbps)	(ns)	(ns)	(ns)	
ADuM1400ARW	4	0	1	100	40	40	16-Lead Wide Body SOIC
ADuM1400BRW	4	0	10	50	3	3	16-Lead Wide Body SOIC
ADuM1400CRW	4	0	100	30	2	2	16-Lead Wide Body SOIC
ADuM1401ARW	3	1	1	100	40	40	16-Lead Wide Body SOIC
ADuM1401BRW	3	1	10	50	3	3	16-Lead Wide Body SOIC
ADuM1401CRW	3	1	100	30	2	2	16-Lead Wide Body SOIC
ADuM1402ARW	2	2	1	100	40	40	16-Lead Wide Body SOIC
ADuM1402BRW	2	2	10	50	3	3	16-Lead Wide Body SOIC
ADuM1402CRW	2	2	100	30	2	2	16-Lead Wide Body SOIC

NOTE:

The addition of an "-RL" suffix to any model designates a 13" (1000 units) tape and reel option.

#### **PIN CONFIGURATIONS**



NOTE:


\* Pins 2 and 8 are internally connected. Connecting both to  $GND_1$  is recommended. Pins 9 and 15 are internally connected. Connecting both to  $GND_2$  is recommended. Output enable pin 7 on ADuM1400 may be left disconnected if outputs are to be always enabled. Output enable pins 7 and 10 on ADuM1401/ADuM1402 may be left disconnected if outputs are to be always enabled.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADuM140x features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




### **TYPICAL PERFORMANCE CHARACTERISTICS**




Data Rate - Mbps

TPC 1. Typical Input Supply Current per Channel vs. Data Rate for 5V and 3V Operation.




Data Rate - Mbps


TPC 2. Typical Output Supply Current per Channel vs. Data Rate for 5V and 3V Operation (No Output Load).




TPC 3. Typical Output Supply Current per Channel vs. Data Rate for 5V and 3V Operation (15 pF Output Load).



TPC 4. Typical ADuM1400  $V_{DD1}$  Supply Current vs. Data Rate for 5V and 3V Operation.




TPC 5. Typical ADuM1400 V<sub>DD2</sub> Supply Current vs. Data Rate for 5V and 3V Operation.




Data Rate - Mbps

TPC 6. Typical ADuM1401  $V_{DD1}$  Supply Current vs. Data Rate for 5V and 3V Operation.

Downloaded from Elcodis.com electronic components distributor



TPC 7. Typical ADuM1401  $V_{DD2}$  Supply Current vs. Data Rate for 5V and 3V Operation.



Data Rate - Mbps

TPC 8. Typical ADuM1402  $V_{\text{DD1}}$  or  $V_{\text{DD2}}$  Supply Current vs. Data Rate for 5V and 3V Operation

#### **Application Information:**

#### PC Board Layout

The ADuM140x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (Figure 2). Bypass capacitors are most conveniently connected between Pins 1 and 2 for  $V_{DD1}$  and between Pins 15 and 16 for  $V_{DD2}$ . The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side are connected close to the package.




Figure 2. Recommended Printed Circuit Board Layout.

#### **Propagation Delay-Related Parameters**

Propagation Delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic Low output may differ from the propagation delay to a logic High.




Figure 3. Propagation Delay Parameters

Pulse Width Distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved. Channel-to-Channel Matching refers to the maximum amount the Propagation Delay differs among channels within a single ADuM140x component. Propagation Delay Skew refers to the maximum amount the Propagation Delay differs among multiple ADuM140x components operated under the same conditions.

#### DC Correctness and Magnetic Field Immunity

Positive and negative logic transitions at the isolator input cause narrow (~1ns) pulses to be sent via the transformer to the Decoder. The Decoder is bistable and is therefore either Set or Reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than 2  $\mu$ s, a periodic set of "refresh" pulses indicative of the correct input state are sent to ensure "DC correctness" at the output. If the Decoder receives no pulses for more than about 5  $\mu$ s, then the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table I) by the Watchdog timer circuit.

The limitation on the ADuM140x's magnetic field immunity is set by the condition in which induced voltage in the transformer's "receiving" coil is sufficiently large to either falsely set or reset the Decoder. The analysis below defines the conditions under which this may occur. The ADuM140x's 3V operating condition is examined as it represents the most susceptible mode of operation:

The pulses at the transformer output have an amplitude greater than 1.0V. The Decoder has a sensing thresholds at about 0.5V therefore

Rev. PrL, May 9, 2003

establishing a 0.5V margin in which induced voltages can be tolerated. The induced voltage induced across the "receiving" coil is given by:

$$V = (-d\beta/dt) \Sigma \Pi r_n^2; n = 1, 2, ..., N$$

where:

 $\beta$  = magnetic flux density (Gauss)

N = number of turns in receiving coil  $r_n =$  radius of nth turn in receiving coil (cm)

Given the geometry of the receiving coil in the ADuM140x and an imposed requirement that the induced voltage be at most 50% of the 0.5V margin at the Decoder, a maximum allowable magnetic field is calculated as shown in figure below.





Figure 4. Max. Allowable External Magnetic Flux Density.

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 KGauss induces a voltage of 0.25V at the receiving coil. This is about 50% of the sensing threshold and will not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst case polarity) it would reduce the received pulse from > 1.0V to 0.75V - still well above the 0.5V sensing threshold of the Decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM140x transformers. Figure 5 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM140x is extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, one would have to place a current of 0.5 kA 5 mm away from the ADuM140x to affect the component's operation.



Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

#### **Power Consumption**

The supply current at a given channel of the ADuM140x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by:

$I_{DDI} = I_{DDI(Q)}$	$f \le 0.5 f_r$
$I_{DDI} = I_{DDI(D)} * (2f - f_r) + I_{DDI(Q)}$	$f > 0.5 f_r$
For each output channel, the supply current is	given by:
$I_{DDO} = I_{DDO(O)}$	$f \le 0.5 f_r$
$I_{DDO} = (I_{DDO(D)} + C_L V_{DDO}) * (2f - f_r) + I_{DDO(Q)}$	$f > 0.5 f_r$

#### where:

$I_{DDI(D)}, I_{DDO(D)}$ :	input and output dynamic supply current per
	channel (mA/Mbps)
C <sub>L</sub> :	output load capacitance (pF)
V <sub>DDO</sub> :	output supply voltage (V)
f:	input logic signal frequency (Hz, half of the
	input data rate, NRZ signaling)
f <sub>r</sub> :	input stage refresh rate (bps)
I <sub>DDI(Q)</sub> , I <sub>DDO(Q)</sub> :	specified input and output quiescent supply
	current


To calculate the total  $I_{DD1}$  and  $I_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $I_{DD1}$  and  $I_{DD2}$  are calculated and totaled. TPCs 1 and 2 provide perchannel supply currents as a function of data rate for an unloaded output condition. TPC 3 provides per-channel supply current as a function of data rate for a 15 pF output condition. TPCs 4-8 provide total  $I_{DD1}$  and  $I_{DD2}$  supply current as a function of data rate for ADuM1400/1/2 channel configurations.

#### **Package Outline Drawing:**

#### 16-Lead Small Outline, Wide Body

(RW-16)

Dimensions are in mm and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Downloaded from Elcodis.com electronic components distributor