Low Power Operation<br>5V Operation:<br>1.0 mA per Channel Max. @ 0-2 Mbps<br>3.5 mA per Channel Max. @ 10 Mbps<br>3V Operation:<br>0.7 mA per Channel Max. @ 0-2 Mbps<br>2.1 mA per Channel Max. @ 10 Mbps<br>Bi-Directional Communication<br>3/5V Level Translation<br>High Temperature Operation: $100^{\circ} \mathrm{C}$<br>High Data Rate: DC - 100 Mbps (NRZ)<br>Precise Timing Characteristics:<br>2 ns max. Pulse Width Distortion<br>2 ns max. Channel-Channel Matching<br>High Common Mode Transient Immunity: >25 kV/ $\boldsymbol{\mu s}$<br>Output Enable Function<br>Wide Body SOIC 16-Lead Package<br>Safety and Regulatory Approvals (Pending)<br>UL Recognition<br>2500 Vrms for 1 min. per UL 1577<br>CSA Component Acceptance Notice \#5A<br>VDE Certificate of Conformity<br>DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01<br>DIN EN 60950 (VDE 0805):2001-12;EN 60950:2000<br>$\mathrm{V}_{\text {IORM }}=560 \mathrm{~V}_{\text {PEAK }}$<br>APPLICATIONS<br>SPI Interface/Data Converter Isolation<br>RS-232/422/485 Transceiver Isolation<br>Digital Fieldbus Isolation<br>\section*{FEATURES<br><br>FEATURES}<br>Low Power Operation 5V Operation:<br>1.0 mA per Channel Max. @ 0-2 Mbps<br>3.5 mA per Channel Max. @ 10 Mbps<br>0.7 mA per Channel Max. @ 0-2 Mbps<br>2.1 mA per Channel Max. @ 10 Mbps<br>Bi-Directional Communication<br>High Temperature Operation: $100^{\circ} \mathrm{C}$<br>High Data Rate: DC - 100 Mbps (NRZ)<br>Precise Timing Characteristics:<br>2 ns max. Pulse Width Distortion<br>2 ns max. Channel-Channel Matching<br>High Common Mode Transient Immunity: >25 kV/ $\mu \mathrm{s}$<br>Safety and Regulatory Approvals (Pending)<br>UL Recognition<br>2500 Vrms for 1 min. per UL 1577<br>CSA Component Acceptance Notice \#5A<br>DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01<br>DIN EN 60950 (VDE 0805):2001-12;EN 60950:2000<br>$\mathrm{V}_{\text {IORM }}=560 \mathrm{~V}_{\text {PEAK }}$<br>APPLICATIONS<br>RS-232/422/485 Transceiver Isolation<br>Digital Fieldbus Isolation

## DESCRIPTION

The ADuM140x are four-channel digital isolators based on Analog Devices' $i$ Coupler ${ }^{\circledR}$ technology. Combining high-speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, $i$ Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, non-linear transfer functions, and temperature and lifetime effects are eliminated with the simple, $i$ Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discretes are eliminated with these $i$ Coupler products. Furthermore, $i$ Coupler devices run at one-tenth to one-sixth the power consumption of optocouplers at comparable signal data rates.

The ADuM140x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see Ordering Guide). All ADuM140x models operate with the supply voltage of either side ranging from 2.7 V to 5.5 V providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM140x provides low pulse width distortion ( $<2 \mathrm{~ns}$ for CRW grade), and tight channel-channel matching ( $<2 \mathrm{~ns}$ for CRW grade). Unlike other optocoupler alternatives, the ADuM140x isolators have a patented refresh feature that ensures DC-correctness in the absence of input logic transitions and during power-up/down conditions.


Note
For Principles of Operation, See Application Note "Method of Operation, DC Correctness, and Magnetic Field Immunity" in this data sheet.
*Protected by U.S. patent $5,952,849$ and $6,525,566$. Additional patents are pending.
$i$ Coupler is a registered trademark of Analog Devices, Inc.
Rev. PrL, May 9, 2003
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© 2003 Analog Devices, Inc. All rights reserved.

## ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS, 5V OPERATION ${ }^{1}$

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All Min/Max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$.

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, quiescent | $\mathrm{I}_{\text {DDI( }(\text { ) }}$ |  | 0.50 | 0.53 | mA |  |
| Output Supply Current, per Channel, quiescent ADuM1400, Supply Current, Four Channels ${ }^{2}$ : | $\mathrm{I}_{\mathrm{DDO}(\mathrm{Q})}$ |  | 0.19 | 0.21 | mA |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}(\mathrm{Q})}$ |  | 2.2 | 2.9 | mA | DC-1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} 2(\mathrm{Q})}$ |  | 0.9 | 1.1 | mA | DC -1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(10)}$ |  | 8.6 | 11 | mA | 5 MHzz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (10) }}$ |  | 2.6 | 3.0 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(100)}$ |  | 76 | 102 | mA | 50 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (100) }}$ |  | 21 | 23 | mA | 50 MHz logic signal freq. |
| ADuM1401, Total Supply Current, Four Channels ${ }^{\text {2 }}$ : |  |  |  |  |  |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}(\mathrm{Q})}$ |  | 1.8 | 2.4 | mA | DC-1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} 2(\mathrm{Q})}$ |  | 1.2 | 1.5 | mA | DC -1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(10)}$ |  | 7.1 | 9.0 | mA | 5 MHzz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (10) }}$ |  | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(100)}$ |  | 62 | 82 | mA | 50 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD} 2(100)}$ |  | 35 | 43 | mA | 50 MHz logic signal freq. |
| ADuM1402, Total Supply Current, Four Channels ${ }^{2}$ : |  |  |  |  |  |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD} 1(\mathrm{Q})}$, <br> $\mathrm{I}_{\mathrm{DD} 2(\mathrm{Q})}$ |  | 1.5 | 2.0 | mA | DC-1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(10)}$, <br> $\mathrm{I}_{\mathrm{DD} 2(10)}$ |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(100)}$, <br> $\mathrm{I}_{\mathrm{DD} 2(100)}$ |  | 49 | 62 | mA | 50 MHz logic signal freq. |
| For All Models: |  |  |  |  |  |  |
| Input Currents | $\mathrm{I}_{\mathrm{IA},} \mathrm{I}_{\mathrm{IB}}$, $\mathrm{I}_{\text {IC }}, \mathrm{I}_{\text {ID }}$, $\mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{~V}_{\mathrm{IB}}, \mathrm{~V}_{\mathrm{IC}}, \mathrm{~V}_{\mathrm{ID}} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2} \\ & 0 \leq \mathrm{V}_{\mathrm{II}}, \mathrm{~V}_{\mathrm{l} 2} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {EH }}$ |  |  | 2.0 | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {EL }}$ | 0.8 |  |  |  |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OAH, }} \mathrm{V}_{\text {OBH, }}$ | $\mathrm{V}_{\mathrm{DD}, 2}-0.1$ | 5.0 |  | V | $\mathrm{I}_{\text {Ox }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
|  | $\mathrm{V}_{\text {OCH }} \mathrm{V}^{\text {ODH }}$ | $\mathrm{V}_{\text {DD } 1,2}-0.4$ | 4.8 |  | V | $\mathrm{I}_{\mathrm{Ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }} \mathrm{V}_{\text {OBL }}$ |  | 0.0 | 0.1 | V | $\mathrm{I}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IXL}}$ |
|  | $\mathrm{V}_{\text {OCL }}, \mathrm{V}_{\text {ODL }}$ |  | 0.04 | 0.1 | V | $\mathrm{I}_{\text {Ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{I}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |

## ELECTRICAL CHARACTERISTICS, 5V OPERATION ${ }^{1}$ (continued)

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS ADuM140xARW: |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLL }}$ | 50 |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PL- }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD/OD }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xBRW: |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | 20 |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{tpHL}\right\|^{5}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 5 |  | ps $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xCRW: |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 6.7 | 10 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 100 | 150 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | 18 | 25 | 32 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  | 0.5 | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 3 |  | ps $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 10 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 10 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models: |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLH }}$ |  | 3 | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PZL }}$ |  | 3 | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  | 2.5 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common Mode Transient Immunity at Logic High Output ${ }^{8}$ | $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ | 25 | 35 |  | kV/ $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDIIDD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | 25 | 35 |  | kV/ $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{f}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{I}_{\text {DDI (D) }}$ |  | 0.19 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{I}_{\mathrm{DDO}(\mathrm{D})}$ |  | 0.05 |  | mA/Mbps |  |

## ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS, 3V OPERATION ${ }^{1}$

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$. All Min/Max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, quiescent | $\mathrm{I}_{\text {DDI( }(\text { ) }}$ |  | 0.26 | 0.31 | mA |  |
| Output Supply Current, per Channel, quiescent ADuM1400, Supply Current, Four Channels ${ }^{2}$ : | $\mathrm{I}_{\text {DDO(Q) }}$ |  | 0.11 | 0.14 | mA |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1} 1(\mathrm{Q})}$ |  | 1.2 | 1.9 | mA | DC -1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (Q) }}$ |  | 0.5 | 0.7 | mA | DC-1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{I}_{\text {DDI }(10)}$ |  | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (10) }}$ |  | 1.4 | 1.8 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(100)}$ |  | 42 | 65 | mA | 50 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (100) }}$ |  | 11 | 14 | mA | 50 MHz logic signal freq. |
| ADuM1401, Total Supply Current, Four Channels ${ }^{2}$ : |  |  |  |  |  |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DD1} 1(\mathrm{Q})}$ |  | 1.0 | 1.6 | mA | DC-1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} 2(\mathrm{Q})}$ |  | 0.7 | 1.0 | mA | DC-1 Hz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DDI } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DD1} 1(10)}$ |  | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2}(10)}$ |  | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\text {DDI } 100)}$ |  | 34 | 52 | mA | 50 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2}(100)}$ |  | 19 | 27 | mA | 50 MHz logic signal freq. |
| ADuM1402, Total Supply Current, Four Channels ${ }^{2}$ : |  |  |  |  |  |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}(\mathrm{Q})}$, <br> $\mathrm{I}_{\mathrm{DD} 2(\mathrm{Q})}$ |  | 0.9 | 1.3 | mA | DC -1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(10)}$, <br> $\mathrm{I}_{\mathrm{DD} 2(10)}$ |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD} 1(100)}$, <br> $\mathrm{I}_{\mathrm{DD} 2(100)}$ |  | 27 | 39 | mA | 50 MHz logic signal freq. |
| For All Models: |  |  |  |  |  |  |
| Input Currents | $\mathrm{I}_{\mathrm{IA},} \mathrm{I}_{\mathrm{IB}}$, $\mathrm{I}_{\mathrm{IC}}, \mathrm{I}_{\mathrm{ID}}$, $\mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{~V}_{\mathrm{IB}}, \mathrm{~V}_{\mathrm{IC}}, \mathrm{~V}_{\mathrm{ID}} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2} \\ & 0 \leq \mathrm{V}_{\mathrm{II}}, \mathrm{~V}_{\mathrm{l} 2} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {EH }}$ |  |  | 1.6 | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {EL }}$ | 0.4 |  |  |  |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {ОАН, }} \mathrm{V}_{\text {OBH, }}$ | $\mathrm{V}_{\text {DDI }, 2-0.1}$ | 3.0 |  | V | $\mathrm{I}_{\text {Ox }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
|  | $\mathrm{V}_{\text {OCH, }} \mathrm{V}_{\text {ODH }}$ | $\mathrm{V}_{\text {DDI }, 2-0.4}$ | 2.8 |  | V | $\mathrm{I}_{\text {Ox }}=-4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\mathrm{OAL}} V_{\text {OBL }}$ |  | 0.0 | 0.1 | V | $\mathrm{I}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  | $\mathrm{V}_{\mathrm{OCL}}, \mathrm{~V}_{\mathrm{ODL}}$ |  | 0.04 | 0.1 | V | $\mathrm{I}_{\text {Ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{I}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{IXL}}$ |

## ELECTRICAL CHARACTERISTICS, 3V OPERATION ${ }^{1}$ (continued)

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS ADuM140xARW: |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | 50 |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PL- }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD/Od }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xBRW: |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLL }}$ | 20 |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
|  | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 5 |  | ps $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew (Equal Temperature) ${ }^{6}$ | $t_{\text {PSK }}$ |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xCRW: |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 6.7 | 10 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 100 | 150 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLL }}$ | 20 | 34 | 45 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}{ }^{-\mathrm{t}_{\text {PHL }}}\right\|^{5}$ | PWD |  | 0.5 | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 3 |  | ps $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 16 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 16 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models: |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLH }}$ |  | 3 | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | $\mathrm{t}_{\text {PZH, }}, \mathrm{t}_{\text {PZL }}$ |  | 3 | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  | 3 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common Mode Transient Immunity at Logic High Output ${ }^{8}$ | \| $\mathrm{CM}_{\mathrm{H}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDIDD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{f}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{I}_{\text {DDI (D) }}$ |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{I}_{\mathrm{DDO}(\mathrm{D})}$ |  | 0.03 |  | mA/Mbps |  |

## ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS, Mixed 5/3V or 3/5V OPERATION ${ }^{1}$

$5 / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$. $3 / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All Min/Max specifications apply over the entire recommended operation range unless otherwise noted.
All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, quiescent | $\mathrm{I}_{\mathrm{DDI}(\mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 0.50 | 0.53 | mA |  |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 0.26 | 0.31 | mA |  |
| Output Supply Current, per Channel, quiescent | $\mathrm{I}_{\mathrm{DDO}(\mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 0.11 | 0.14 | mA |  |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 0.19 | 0.21 | mA |  |
| ADuM1400, Supply Current, Four Channels ${ }^{2}$ : |  |  |  |  |  |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}(\mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 2.2 | 2.9 | mA | DC-1 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 1.2 | 1.9 | mA | DC-1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD} 2(\mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 0.5 | 0.7 | mA | DC-1 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 0.9 | 1.1 | mA | DC-1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DDl}(10)}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 8.6 | 11 | mA | 5 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\text {DD2(10) }}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 1.4 | 1.8 | mA | 5 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 2.6 | 3.0 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DDl}(100)}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 76 | 102 | mA | 50 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 42 | 65 | mA | 50 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (100) }}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 11 | 14 | mA | 50 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 21 | 23 | mA | 50 MHz logic signal freq. |
| ADuM1401, Supply Current, Four Channels ${ }^{2}$ : |  |  |  |  |  |  |
| DC-2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}(\mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 1.8 | 2.4 | mA | DC-1 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 1.0 | 1.6 | mA | DC-1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD} 2(\mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 0.7 | 1.0 | mA | DC-1 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 1.2 | 1.5 | mA | DC-1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DDl}(10)}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\text {DD2(10) }}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DDl}(100)}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 62 | 82 | mA | 50 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 34 | 52 | mA | 50 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (100) }}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 19 | 27 | mA | 50 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 35 | 43 | mA | 50 MHz logic signal freq. |

## ELECTRICAL CHARACTERISTICS, Mixed $5 / 3 \mathrm{~V}$ or 3/5V OPERATION ${ }^{1}$ (continued)

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1402, Total Supply Current, Four Channels ${ }^{2}$ : |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\mathrm{DD1} 1(\mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 1.5 | 2.0 | mA | DC-1 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 0.9 | 1.3 | mA | DC-1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} 2 \mathrm{Q})}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 0.9 | 1.3 | mA | DC-1 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 1.5 | 2.0 | mA | DC-1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW grades only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{I}_{\mathrm{DDI}(10)}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD} 2(10)}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 100 Mbps (CRW grade only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{I}_{\text {DDI(100) }}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 49 | 62 | mA | 50 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 27 | 39 | mA | 50 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD} 2(100)}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 27 | 39 | mA | 50 MHz logic signal freq. |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 49 | 62 | mA | 50 MHz logic signal freq. |
| For All Models: |  |  |  |  |  |  |
| Input Currents | $\mathrm{I}_{\mathrm{IA},} \mathrm{I}_{\mathrm{IB}}$, <br> $\mathrm{I}_{\mathrm{IC}}, \mathrm{I}_{\mathrm{ID}}$, <br> $\mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{~V}_{\mathrm{IB}}, V_{\mathrm{IC}}, \mathrm{~V}_{\mathrm{ID}} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2} \\ & 0 \leq \mathrm{V}_{\mathrm{II}}, \mathrm{~V}_{\mathrm{I} 2} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {EH }}$ |  |  |  |  |  |
| 5/3V Operation |  |  |  | 2.0 | V |  |
| $3 / 5 \mathrm{~V}$ Operation |  |  |  | 1.6 | V |  |
|  | $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\text {EL }}$ |  |  |  |  |  |
| Logic Low Input Threshold $5 / 3 \mathrm{~V}$ Operation |  | 0.8 |  |  | V |  |
| 3/5V Operation |  | 0.4 |  |  | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {ОАН, }} \mathrm{V}_{\text {OBH }}$, | $\mathrm{V}_{\text {DDI/2-0.1 }}$ | $\mathrm{V}_{\text {DDI/2 }}$ |  | V | $\mathrm{I}_{\text {Ox }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\text {Ix }}$ |
|  | $\mathrm{V}_{\text {OCH, }} \mathrm{V}_{\text {ODH }}$ | $\mathrm{V}_{\text {DDI/2-0.4 }}$ | $\mathrm{V}_{\mathrm{DD} 12}-0.2$ |  | V | $\mathrm{I}_{\text {Ox }}=-4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }} \mathrm{V}_{\text {OBL }}$ |  | 0.0 | 0.1 | V | $\mathrm{I}_{\text {Ox }}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  | $\mathrm{V}_{\text {OCL }}, \mathrm{V}_{\text {ODL }}$ |  | 0.04 | 0.1 | V | $\mathrm{I}_{\text {Ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{I}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |

## ELECTRICAL CHARACTERISTICS, Mixed $5 / 3 \mathrm{~V}$ or 3/5V OPERATION ${ }^{1}$ (continued)

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS ADuM140xARW: |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | 50 |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PL- }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD/OD }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xBRW: |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | 15 |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{tpHL}\right\|^{5}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 5 |  | ps $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xCRW: |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 6.7 | 10 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 100 | 150 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | 20 | 29 | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  | 0.5 | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 3 |  | ps $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 14 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 14 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models: |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLH }}$ |  | 3 | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ |  | 3 | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| 5/3V Operation |  |  | 3.0 |  | ns |  |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| Common Mode Transient Immunity at Logic High Output ${ }^{8}$ | \| $\mathrm{CM}_{\mathrm{H}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDIDD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | 25 | 35 |  | kV/ $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{f}_{\mathrm{r}}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 1.2 |  | Mbps |  |
| 3/5V Operation |  |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{I}_{\text {DDI (D) }}$ |  |  |  |  |  |
| 5/3V Operation |  |  | 0.19 |  | mA/Mbps |  |
| $3 / 5 \mathrm{~V}$ Operation |  |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{I}_{\text {DII(D) }}$ |  |  |  |  |  |
| 5/3V Operation <br> $3 / 5 \mathrm{~V}$ Operation |  |  | 0.03 0.05 |  | mA/Mbps mA/Mbps |  |

## Preliminary Technical Data ADuM1400/ADuM1401/ADuM1402

## ADuM1400/ADuM1401/ADuM1402 ELECTRICAL CHARACTERISTICS

NOTES:
${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ Supply current values are for all four channels combined running at identical data rates. Output supply current values are are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in "Power Consumption" application note in this data sheet. See TPCs 1-3 for information on per-channel supply current as a function of data rate for unloaded and loaded. See TPCs $4-8$ for total $\mathrm{I}_{\mathrm{DDI}}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM1400/1401/1402 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{5} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{\text {Ix }}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {Ox }}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{\mathrm{Ix}}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{\mathrm{Ox}}$ signal.
${ }^{6} t_{\text {PSK }}$ is the magnitude of the worst case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLH }}$ that will be measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier, regardless of logic state. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier, regardless of logic state.
${ }^{8} \mathrm{CM}_{\mathrm{H}}$ is the maximum common mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}<0.8 \mathrm{~V}$. The common mode voltage slew rates apply to both rising and falling common mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Dynamic Supply Current is the incremental amount of supply current required for a 1 Mbps increased in signal data rate. See TPCs 1-3 for information on per-channel supply current for unloaded and loaded conditions. See "Power Consumption" application note in this data sheet for guidance on calculating per-channel supply current for a given data rate.

## PACKAGE CHARACTERISTICS

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-Output) ${ }^{1}$ | $\mathrm{R}_{\mathrm{I}-\mathrm{O}}$ |  | $10^{12}$ | $\Omega$ |  |  |
| Capacitance (Input-Output) ${ }^{1}$ | $\mathrm{C}_{\mathrm{I}-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{I}}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\text {jci }}$ |  | 33 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\mathrm{jco}}$ |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | located at center of <br> package underside |

NOTES:
${ }^{1}$ Device considered a two-terminal device: pins $1,2,3,4,5,6,7$, and 8 shorted together and pins $9,10,11,12,13,14,15$, and 16 shorted together.

## REGULATORY INFORMATION

The ADuM140x will be approved by the following organizations upon product release:

| $\mathbf{U L}^{1}$ | CSA | VDE $^{2}$ |
| :--- | :--- | :--- |
| To be recognized under 1577 <br> component recognition program | To be approved under CSA <br> Component Acceptance Notice \#5A | To be approved according to: <br> DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01 <br> DIN EN 60950 (VDE 0805):2001-12; EN 60950:2000 |

NOTES:
${ }^{1}$ In accordance with UL1577, each ADuM140x is proof tested by applying an insulation test voltage $\geq 3000$ Vrms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ )
${ }^{2}$ In accordance with DIN EN 60747-5-2, each ADuM140x is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}_{\text {PEAK }}$ for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :---: | :---: | :---: | :--- |
| Rated Dielectric Insulation Voltage |  | 2500 | $\mathrm{~V}_{\text {RMS }}$ | 1 minute duration |
| Minimum External Air Gap | $\mathrm{L}(\mathrm{I} 01)$ | 7.40 | mm | Measured from input terminals to output <br> (Clearance) |
| L(I02) | min. |  | terminals, shortest distance through air. |  |
| Minimum External Tracking | 8.51 | mm | Measured from input terminals to output <br> terminals, shortest distance path along body. <br> (Creepage) |  |
| min. |  | ternal | Inm | Insulation distance through insulation. |
| Minimum Internal Gap |  | min. |  |  |
| (Internal Clearance) |  |  |  |  |
| Tracking Resistance | CTI | $>175$ | Volts | DIN IEC 112/VDE 0303 Part 1 |
| (Comparative Tracking Index) |  |  |  |  |
| Isolation Group |  | IIIa |  | Material Group (DIN VDE 0110,1/89,Table 1) |

## DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS (PENDING)

| Description | Symbol | Characteristic | Units |
| :---: | :---: | :---: | :---: |
| ```Installation classification per DIN VDE 0110 for rated mains voltage \(<=150 \mathrm{Vrms}\) for rated mains voltage \(<=300 \mathrm{Vrms}\) for rated mains voltage \(<=400 \mathrm{Vrms}\)``` |  | $\begin{gathered} \text { I - IV } \\ \text { I - III } \\ \text { I - II } \end{gathered}$ |  |
| Climatic Classification |  | 40/100/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | $\mathrm{V}_{\text {IORM }}$ | 560 | Vpeak |
| $\begin{aligned} & \text { Input to Output Test Voltage, Method b1 } \\ & \mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR }}, 100 \% \text { Production Test, } \\ & \mathrm{t}_{\mathrm{m}}=1 \text { sec, Partial Discharge }<5 \mathrm{pC} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{PR}}$ | 1050 | Vpeak |
| Input to Output Test Voltage, Method a <br> After Environmental Tests Subgroup 1) <br> $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ <br> After Input and/or Safety Test Subgroup 2/3) <br> $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\text {PR }}$ | 896 672 | Vpeak <br> Vpeak |
| Highest Allowable Over-Voltage (Transient Over-voltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ ) | $\mathrm{V}_{\text {TR }}$ | 4000 | Vpeak |
| Safety-limiting values (Maximum value allowed in the event of a failure, also see Thermal Derating Curve, Figure 1) <br> Case Temperature <br> Side 1 Current <br> Side 2 Current | $\begin{aligned} & \mathrm{T}_{\mathrm{S}} \\ & \mathrm{I}_{\mathrm{S} 1} \\ & \mathrm{I}_{\mathrm{S} 2} \\ & \hline \end{aligned}$ | $\begin{aligned} & 150 \\ & 265 \\ & 335 \\ & \hline \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Insulation Resistance at Ts, $\mathrm{V}_{\text {IO }}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

This isolator is suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety date shall be ensured by means of protective circuits. "*" marking on packages denotes DIN EN 60747-5-2 approval for $560 \mathrm{~V}_{\text {PEAK }}$ working voltage.


Figure 1. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2.

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1,2}$ | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

## NOTES:

${ }^{1}$ All voltages are relative to their respective ground.
See application note "Method of Operation, DC Correctness, and Magnetic Field Immunity" for information on immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {ST }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{2}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\text {DD } 2}$ | -0.5 | 6.5 | V |
| Input Voltage ${ }^{2,3}$ | $\mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\text {IB }}, \mathrm{V}_{\text {IC }}, \mathrm{V}_{\text {ID }}, \mathrm{V}_{\text {E1 }}, \mathrm{V}_{\text {E } 2}$ | -0.5 | $\mathrm{V}_{\text {DDI }}+0.5$ | V |
| Output Voltage ${ }^{2,3}$ | $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\text {OB }}, \mathrm{V}_{\mathrm{OC}}, \mathrm{V}_{\text {OD }}$ | -0.5 | $\mathrm{V}_{\text {DDO }}+0.5$ | V |
| Average Output Current, Per Pin ${ }^{4}$ Side 1 | $\mathrm{I}_{\mathrm{O} 1}$ | -18 | 18 | mA |
| Side 2 | $\mathrm{I}_{\mathrm{O} 2}$ | -22 | 22 | mA |
| ESD (Human Body Model) |  | -2.0 | 2.0 | KV |
| Lead Solder Temperature (Hand Soldering) <br> Solder Reflow Temperature Profile | Heating at Lead Tip $275^{\circ} \mathrm{C} \pm 10^{\circ}$ for 20 Seconds JEDEC Standard 20A |  |  |  |

## NOTES:

${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings apply individually only, not in combination. Ambient temperature $=25$ ${ }^{\circ} \mathrm{C}$ unless otherwise noted.
${ }^{2}$ All voltages are relative to their respective ground.
${ }^{3} \mathrm{~V}_{\mathrm{DDI}}$ and $\mathrm{V}_{\mathrm{DDO}}$ refer to the supply voltages on the input and output sides of a given channel, respectively.
${ }^{4}$ See Figure 1 for maximum rated current values for various temperatures.
Table I. Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IX }}$ Input ${ }^{\mathbf{1}}$ | $\mathbf{V}_{\text {EX }}$ <br> Input | $\begin{gathered} \mathbf{V}_{\text {DDI }} \\ \text { State }^{1} \end{gathered}$ | $\begin{aligned} & \mathbf{V}_{\text {DDO }} \\ & \text { State }^{1} \end{aligned}$ | $\mathbf{V}_{\text {Ox }}$ Output ${ }^{1}$ | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H or NC | Powered | Powered | H |  |
| L | H or NC | Powered | Powered | L |  |
| X | L | Powered | Powered | Z |  |
| X | H or NC | Unpowered | Powered | H | Outputs returns to input state within $1 \mu \mathrm{sec}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration. |
| X | L | Unpowered | Powered | Z |  |
| X | X | Powered | Unpowered | Indeterminate | Outputs returns to input state within $1 \mu \mathrm{sec}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration if $\mathrm{V}_{\mathrm{EX}}$ state is H or NC . Outputs returns to high impedance state within 5 ns of $\mathrm{V}_{\text {DDO }}$ power restoration if $\mathrm{V}_{\mathrm{EX}}$ state is L . |

NOTE:
${ }^{1} V_{I X}$ and $V_{O X}$ refer to the input and output signals of a given channel $(A, B, C$, or $D) . V_{E X}$ refers to the output enable signal on the same sie as the $V_{O X}$ outputs. $V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of the given channel, respectively.

ORDERING GUIDE

| Model | No. <br> Inputs, <br> $V_{\text {DD1 }}$ <br> Side | No. <br> V $_{\text {DD2 }}$ <br> Side | Max. <br> Data <br> Rate <br> $(\mathrm{Mbps})$ | Max. <br> Propagation <br> Delay, 5 V <br> $(\mathrm{~ns})$ | Max. <br> Pulse Width <br> Distortion <br> $(\mathrm{ns})$ | Channel-to-Channel <br> Matching, <br> Co-Directional Channels <br> $(\mathrm{ns})$ | Package <br> Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1400ARW | 4 | 0 | 1 | 100 | 40 | 40 | 3 |
| ADuM1400BRW | 4 | 0 | 10 | 50 | 3 | 2 | 16-Lead Wide Body SOIC |
| ADuM1400CRW | 4 | 0 | 100 | 30 | 2 | 40 | 16-Lead Wide Body SOIC |
| ADuM1401ARW | 3 | 1 | 1 | 100 | 40 | 3 | 16-Lead Wide Body SOIC |
| ADuM1401BRW | 3 | 1 | 10 | 50 | 3 | 2 | 16-Lead Wide Body SOIC |
| ADuM1401CRW | 3 | 1 | 100 | 30 | 2 | 40 | 16-Lead Wide Body SOIC |
| ADuM1402ARW | 2 | 2 | 1 | 100 | 40 | 3 | 16-Lead Wide Body SOIC |
| ADuM1402BRW | 2 | 2 | 10 | 50 | 3 | 2 | 16-Lead Wide Body SOIC |
| ADuM1402CRW | 2 | 2 | 100 | 30 | 2 | 2 | 2 |

NOTE:
The addition of an "-RL" suffix to any model designates a 13 " (1000 units) tape and reel option.


PIN CONFIGURATIONS
note:

* Pins 2 and 8 are internally connected. Connecting both to $\mathrm{GND}_{1}$ is recommended. Pins 9 and 15 are internally connected. Connecting both to $\mathrm{GND}_{2}$ is recommended. Output enable pin 7 on ADuM1400 may be left disconnected if outputs are to be always enabled. Output enable pins 7 and 10 on ADuM1401/ADuM1402 may be left disconnected if outputs are to be always enabled.


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADuM140x features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## Preliminary Technical Data ADuM1400/ADuM1401/ADuM1402

TYPICAL PERFORMANCE CHARACTERISTICS


Data Rate - Mbps
TPC 1. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation.


TPC 2. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load).


TPC 3. Typical Output Supply Current per Channel vs. Data Rate for 5V and 3V Operation (15 pF Output Load).


TPC 4. Typical ADuM1400 V ${ }_{D D 1}$ Supply Current vs. Data Rate for 5 V and 3 V Operation.


TPC 5. Typical ADuM1400 V DD2 Supply Current vs. Data Rate for 5 V and 3 V Operation.


TPC 6. Typical ADuM1401 V ${ }_{D D 1}$ Supply Current vs. Data Rate for 5 V and 3 V Operation.

## Preliminary Technical Data ADuM1400/ADuM1401/ADuM1402



TPC 7. Typical ADuM1401 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation.


TPC 8. Typical ADuM1402 $V_{D D 1}$ or $V_{D D 2}$ Supply Current vs. Data Rate for 5V and 3V Operation

## Preliminary Technical Data ADuM1400/ADuM1401/ADuM1402

## Application Information: <br> PC Board Layout

The ADuM140x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (Figure 2). Bypass capacitors are most conveniently connected between Pins 1 and 2 for $\mathrm{V}_{\mathrm{DD} 1}$ and between Pins 15 and 16 for $\mathrm{V}_{\mathrm{DD} 2}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm . Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side are connected close to the package.


Figure 2. Recommended Printed Circuit Board Layout.

## Propagation Delay-Related Parameters

Propagation Delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic Low output may differ from the propagation delay to a logic High.


Figure 3. Propagation Delay Parameters.
Pulse Width Distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved. Channel-toChannel Matching refers to the maximum amount the Propagation Delay differs among channels within a single ADuM140x component. Propagation Delay Skew refers to the maximum amount the Propagation Delay differs among multiple ADuM140x components operated under the same conditions.

## DC Correctness and Magnetic Field Immunity

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent via the transformer to the Decoder. The Decoder is bistable and is therefore either Set or Reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than $2 \mu \mathrm{~s}$, a periodic set of "refresh" pulses indicative of the correct input state are sent to ensure "DC correctness" at the output. If the Decoder receives no pulses for more than about $5 \mu \mathrm{~s}$, then the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table I) by the Watchdog timer circuit.

The limitation on the ADuM140x's magnetic field immunity is set by the condition in which induced voltage in the transformer's "receiving" coil is sufficiently large to either falsely set or reset the Decoder. The analysis below defines the conditions under which this may occur. The ADuM140x's 3 V operating condition is examined as it represents the most susceptible mode of operation:

The pulses at the transformer output have an amplitude greater than 1.0 V . The Decoder has a sensing thresholds at about 0.5 V therefore
establishing a 0.5 V margin in which induced voltages can be tolerated. The induced voltage induced across the "receiving" coil is given by:

$$
V=(-d \beta / d t) \sum \Pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta=$ magnetic flux density (Gauss)
$N=$ number of turns in receiving coil
$r_{n}=$ radius of nth turn in receiving coil (cm)
Given the geometry of the receiving coil in the ADuM140x and an imposed requirement that the induced voltage be at most $50 \%$ of the 0.5 V margin at the Decoder, a maximum allowable magnetic field is calculated as shown in figure below.


Figure 4. Max. Allowable External Magnetic Flux Density.
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 KGauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and will not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst case polarity) it would reduce the received pulse from $>1.0 \mathrm{~V}$ to $0.75 \mathrm{~V}-$ still well above the 0.5 V sensing threshold of the Decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM140x transformers. Figure 5 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM140x is extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, one would have to place a current of 0.5 kA 5 mm away from the ADuM140x to affect the component's operation.


Figure 5. Maximum Allowable Current for Various Current-to-ADuM140x Spacings.
Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## Preliminary Technical Data ADuM1400/ADuM1401/ADuM1402

Power Consumption
The supply current at a given channel of the ADuM140x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by:
$\mathrm{I}_{\mathrm{DDI}}=\mathrm{I}_{\mathrm{DDI}(\mathrm{Q})}$
$\mathrm{f} \leq 0.5 \mathrm{f}_{\mathrm{r}}$
$\mathrm{I}_{\mathrm{DDI}}=\mathrm{I}_{\mathrm{DDI}(\mathrm{D})} *\left(2 \mathrm{f}-\mathrm{f}_{\mathrm{r}}\right)+\mathrm{I}_{\mathrm{DDI}(\mathrm{Q})}$
$\mathrm{f}>0.5 \mathrm{f}_{\mathrm{r}}$

For each output channel, the supply current is given by:

| $\mathrm{I}_{\mathrm{DDO}}=\mathrm{I}_{\mathrm{DDO}(\mathrm{Q})}$ | $\mathrm{f} \leq 0.5 \mathrm{f}_{\mathrm{r}}$ |
| :--- | :--- |
| $\mathrm{I}_{\mathrm{DDO}}=\left(\mathrm{I}_{\mathrm{DDO}(\mathrm{D})}+\mathrm{C}_{\mathrm{L}} V_{\mathrm{DDO}}\right) *\left(2 \mathrm{f}-\mathrm{f}_{\mathrm{r}}\right)+\mathrm{I}_{\mathrm{DDO}(\mathrm{Q})}$ | $\mathrm{f}>0.5 \mathrm{f}_{\mathrm{r}}$ |

where:
$\mathrm{I}_{\mathrm{DDI}(\mathrm{D})}, \mathrm{I}_{\mathrm{DDO}(\mathrm{D})}$ : input and output dynamic supply current per channel (mA/Mbps)
$\mathrm{C}_{\mathrm{L}}$ : output load capacitance ( pF )
$\mathrm{V}_{\mathrm{DDO}}$ : output supply voltage (V)
$\mathrm{f}: \quad$ input logic signal frequency $(\mathrm{Hz}$, half of the input data rate, NRZ signaling)
$\mathrm{f}_{\mathrm{r}}$ : input stage refresh rate (bps)
$\mathrm{I}_{\mathrm{DDI}(\mathrm{Q})}, \mathrm{I}_{\mathrm{DDO}(\mathrm{Q})}$ : specified input and output quiescent supply current

## Package Outline Drawing:

16-Lead Small Outline, Wide Body
(RW-16)
Dimensions are in mm and (inches)


