

# 250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70

# AD7910/AD7920

### **FEATURES**

Throughput Rate: 250 kSPS Specified for  $V_{DD}$  of 2.35 V to 5.25 V Low Power: 3.6 mW Typ at 250 kSPS with 3 V Supplies

12.5 mW Typ at 250 kSPS with 5 V Supplies Wide Input Bandwidth:

71 dB SNR at 100 kHz Input Frequency Flexible Power/Serial Clock Speed Management No Pipeline Delays High Speed Serial Interface SPI™/QSPI™/MICROWIRE™/DSP Compatible Standby Mode: 1 μA Max 6-Lead SC70 Package 8-Lead MSOP Package

### **APPLICATIONS**

Battery-Powered Systems Personal Digital Assistants Medical Instruments Mobile Communications Instrumentation and Control Systems Data Acquisition Systems High Speed Modems Optical Sensors


### GENERAL DESCRIPTION

The AD7910/AD7920 are respectively 10-bit and 12-bit, high speed, low power, successive approximation ADCs. The parts operate from a single 2.35 V to 5.25 V power supply and feature throughput rates up to 250 kSPS. The parts contain a low noise, wide bandwidth track-and-hold amplifier that can handle input frequencies in excess of 13 MHz.

The conversion process and data acquisition are controlled using  $\overline{CS}$  and the serial clock, allowing the devices to interface with microprocessors or DSPs. The input signal is sampled on the falling edge of  $\overline{CS}$  and the conversion is also initiated at this point. There are no pipeline delays associated with the part.

The AD7910/AD7920 use advanced design techniques to achieve very low power dissipation at high throughput rates.

### FUNCTIONAL BLOCK DIAGRAM



The reference for the part is taken internally from  $V_{DD}$ . This allows the widest dynamic input range to the ADC. Thus the analog input range for the part is 0 to  $V_{DD}$ . The conversion rate is determined by the SCLK.

### **PRODUCT HIGHLIGHTS**

- 1. 10-/12-Bit ADCs in SC70 and MSOP Packages.
- 2. Low Power Consumption.
- 3. Flexible Power/Serial Clock Speed Management. The conversion rate is determined by the serial clock, allowing the conversion time to be reduced through the serial clock speed increase. This allows the average power consumption to be reduced when Power-Down mode is used while not converting. The part also features a Power-Down mode to maximize power efficiency at lower throughput rates. Current consumption is 1 μA max and 50 nA typically when in Power-Down mode.
- 4. Reference derived from the power supply.
- 5. No Pipeline Delay.

The parts feature a standard successive approximation ADC with accurate control of the sampling instant via a  $\overline{\text{CS}}$  input and once-off conversion control.

### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2002 Analog Devices, Inc. All rights reserved.

# $\label{eq:AD7910-SPECIFICATIONS} AD7910-SPECIFICATIONS^1 \ (V_{DD}=2.35 \ V \ to \ 5.25 \ V, \ f_{SCLK}=5 \ MHz, \ f_{SAMPLE}=250 \ kSPS, \ T_A=T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted.)$

Parameter	A Grade <sup>1, 2</sup>	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE			$f_{IN} = 100 \text{ kHz}$ Sine Wave
Signal-to-Noise + Distortion $(SINAD)^3$	61	dB min	
Total Harmonic Distortion (THD) <sup>3</sup>	-72	dB max	
Peak Harmonic or Spurious Noise (SFDR) <sup>3</sup>	-73	dB max	
Intermodulation Distortion (IMD) <sup>3</sup>			
Second Order Terms	-82	dB typ	fa = 100.73 kHz, fb = 90.7 kHz
Third Order Terms	-82	dB typ	fa = 100.73  kHz, fb = 90.7  kHz
Aperture Delay	10	ns typ	
Aperture Jitter	30	ps typ	
Full Power Bandwidth	13.5	MHz typ	@ 3 dB
Tun Tower Dandwidth	2	MHz typ	(a) 0.1 dB
DC ACCURACY			
Resolution	10	Bits	
Integral Nonlinearity	±0.5	LSB max	
Differential Nonlinearity	±0.5	LSB max	Guaranteed No Missed Codes to 10 Bits
Offset Error <sup>3, 4</sup>	±1	LSB max	
Gain Error <sup>3, 4</sup>	±1	LSB max	
Total Unadjusted Error (TUE) <sup>3, 4</sup>	±1.2	LSB max	
ANALOG INPUT			
Input Voltage Ranges	0 to V <sub>DD</sub>	V	
DC Leakage Current	±0.5	μA max	
Input Capacitance	20	pF typ	Track-and-Hold in Track, 6 pF typ when in Hold
LOGIC INPUTS			
Input High Voltage, V <sub>INH</sub>	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	$V_{DD} = 5 V$
input Low voltage, vinL	0.4	V max	$V_{DD} = 3 V$
Input Current, I <sub>IN</sub> , SCLK Pin	$\pm 0.5$	μA max	Typically 10 nA, $V_{IN} = 0$ V or $V_{DD}$
Input Current, $I_{IN}$ , $\overline{CS}$ Pin	$\pm 10.5$	nA typ	Typically 10 mil, $v_{\rm IN} = 0$ v of $v_{\rm DD}$
Input Capacitance, $C_{IN}^{5}$	5	pF max	
	5	primax	
LOGIC OUTPUTS			
Output High Voltage, V <sub>OH</sub>	$V_{DD} - 0.2$	V min	$I_{SOURCE} = 200 \ \mu A, V_{DD} = 2.35 \ V \ to \ 5.25 \ V$
Output Low Voltage, V <sub>OL</sub>	0.4	V max	$I_{SINK} = 200 \ \mu A$
Floating-State Leakage Current	±1	μA max	
Floating-State Output Capacitance <sup>5</sup>	5	pF max	
Output Coding	Straight (Natu	ral) Binary	
CONVERSION RATE			
Conversion Time	2.8	µs max	14 SCLK cycles with SCLK at 5 MHz
Track-and-Hold Acquisition Time <sup>3</sup>	250	ns max	
Throughput Rate	250	kSPS max	
POWER REQUIREMENTS			
V <sub>DD</sub>	2.35/5.25	V min/max	
I <sub>DD</sub>			Digital I/Ps = 0 V or $V_{DD}$
Normal Mode(Static)	2.5	mA typ	$V_{DD} = 4.75$ V to 5.25 V, SCLK On or Off
	1.2	mA typ	$V_{DD} = 2.35$ V to 3.6 V, SCLK On or Off
Normal Mode (Operational)	3	mA max	$V_{DD} = 4.75$ V to 5.25 V, $f_{SAMPLE} = 250$ kSPS
Torma mode (Operational)	1.4	mA max	$V_{DD} = 4.75 V \text{ to } 3.25 V, \text{I}_{SAMPLE} = 250 \text{ kSFS}$ $V_{DD} = 2.35 \text{ V to } 3.6 \text{ V}, \text{I}_{SAMPLE} = 250 \text{ kSFS}$
Full Power-Down Mode	1.4	μA max	Typically 50 nA $V_{DD} = 2.55$ V to 5.6 V, $V_{SAMPLE} = 250$ kSI S
Power Dissipation <sup>6</sup>	1	pu's max	L'hrang 50 mi
Normal Mode (Operational)	15	mW max	$V_{DD} = 5 \text{ V},  \text{f}_{\text{SAMPLE}} = 250 \text{ kSPS}$
Tomai mode (Operational)	4.2	mW max	$V_{DD} = 3 V$ , $I_{SAMPLE} = 250 kSPS$ $V_{DD} = 3 V$ , $f_{SAMPLE} = 250 kSPS$
Full Power-Down	5	μW max	$V_{DD} = 5 V$ , $I_{SAMPLE} = 250 \text{ kSF S}$ $V_{DD} = 5 V$
	3	μW max	$V_{DD} = 3 V$

### NOTES

<sup>1</sup>Temperature range from  $-40^{\circ}$ C to  $+85^{\circ}$ C. <sup>2</sup>Operational from V<sub>DD</sub> = 2.0 V, with input high voltage (V<sub>INH</sub>) 1.8 V min.

<sup>3</sup>See Terminology section.

<sup>4</sup>SC70 values guaranteed by characterization.

<sup>5</sup>Sample tested @ 25°C to ensure compliance. <sup>6</sup>See Power Versus Throughput Rate section.

Specifications subject to change without notice.

# $\label{eq:AD7920} AD7920 - SPECIFICATIONS^{1} \quad (v_{\text{DD}} = 2.35 \text{ V to } 5.25 \text{ V}, \ f_{\text{SCLK}} = 5 \text{ MHz}, \ f_{\text{SAMPLE}} = 250 \text{ kSPS}, \ T_{\text{A}} = T_{\text{MIN}} \text{ to } T_{\text{MAX}}, \ unless otherwise noted.)$

Parameter	A Grade <sup>1, 2</sup>	B Grade <sup>1, 2</sup>	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE				$f_{IN} = 100 \text{ kHz}$ Sine Wave
Signal-to-Noise + Distortion $(SINAD)^3$	70	70	dB min	$V_{DD} = 2.35 \text{ V to } 3.6 \text{ V}, T_A = 25^{\circ}\text{C}$
с , , , , , , , , , , , , , , , , , , ,	69	69	dB min	$V_{DD} = 2.4 \text{ V to } 3.6 \text{ V}$
	71.5	71.5	dB typ	$V_{DD} = 2.35 \text{ V} \text{ to } 3.6 \text{ V}$
	69	69	dB min	$V_{DD} = 4.75$ V to 5.25 V, $T_A = 25^{\circ}C$
	68	68	dB min	$V_{DD} = 4.75 \text{ V}$ to 5.25 V
Signal-to-Noise Ratio (SNR) <sup>3</sup>	71	71	dB min	$V_{DD} = 2.35 \text{ V}$ to 3.6 V, $T_A = 25^{\circ}\text{C}$
	70	70	dB min	$V_{DD} = 2.4 \text{ V to } 3.6 \text{ V}$
	70	70	dB min	$V_{DD} = 4.75 \text{ V to } 5.25 \text{ V}, T_A = 25^{\circ}\text{C}$
	69	69	dB min	$V_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$
Total Harmonic Distortion (THD) <sup>3</sup>	-80	-80	dB typ	
Peak Harmonic or Spurious Noise (SFDR) <sup>3</sup>	-82	-82	dB typ	
Intermodulation Distortion $(IMD)^3$	-02	-02	ub typ	
Second-Order Terms	-84	-84	dB typ	fa = 100.73 kHz, fb = 90.72 kHz
Third-Order Terms	-84 -84	-84	••	fa = 100.73  kHz, fb = 90.72  kHz fa = 100.73  kHz, fb = 90.72  kHz
	-64 10	-	dB typ	1a - 100.75  kmz, 10 - 90.72  kmz
Aperture Delay	-	10	ns typ	
Aperture Jitter	30	30	ps typ	
Full Power Bandwidth	13.5	13.5	MHz typ	a 3 dB
	2	2	MHz typ	@ 0.1 dB
DC ACCURACY				B Grade <sup>4</sup>
Resolution	12	12	Bits	
Integral Nonlinearity <sup>3</sup>		±1.5	LSB max	
5	±0.75		LSB typ	
Differential Nonlinearity		-0.9/+1.5	LSB max	Guaranteed No Missed Codes to 12 Bits
	$\pm 0.75$	0.57 . 1.5	LSB typ	
Offset Error <sup>3, 5</sup>	_ 011 9	±1.5	LSB max	
	±1.5	$\pm 0.2$	LSB typ	
Gain Error <sup>3, 5</sup>	±1.9	$\pm 0.2$ $\pm 1.5$	LSB typ	
	±1.5	$\pm 0.5$	LSB max LSB typ	
Total Unadjusted Error (TUE) <sup>3,5</sup>	±1.5	$\pm 0.5$ $\pm 2$	LSB typ	
· · · · ·			LOD mun	
ANALOG INPUT	0 <b>I</b> I			
Input Voltage Ranges	0 to V <sub>DD</sub>	0 to V <sub>DD</sub>	V.	
DC Leakage Current	±0.5	±0.5	µA max	
Input Capacitance	20	20	pF typ	Track-and-Hold in Track, 6 pF typ when in Hold
LOGIC INPUTS				
Input High Voltage, V <sub>INH</sub>	2.4	2.4	V min	
	1.8	1.8	V min	$V_{DD} = 2.35 V$
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	$V_{DD} = 3.6 \text{ V}$ to 5.25 V
	0.4	0.4	V max	$V_{DD} = 2.35 \text{ V}$ to 3.6 V
Input Current, I <sub>IN</sub> , SCLK Pin	$\pm 0.5$	±0.5	µA max	Typically 10 nA, $V_{IN} = 0$ V or $V_{DD}$
Input Current, $I_{IN}$ , $\overline{CS}$ Pin	$\pm 10$	$\pm 10$	nA typ	
Input Capacitance, $C_{IN}^{6}$	5	5	pF max	
			-	
LOGIC OUTPUTS	V. O.O.	V 0.0		
Output High Voltage, V <sub>OH</sub>	$V_{DD} - 0.2$	$V_{DD} - 0.2$	V min	$I_{SOURCE} = 200 \mu\text{A}, V_{DD} = 2.35 \text{V} \text{ to } 5.25 \text{V}$
Output Low Voltage, V <sub>OL</sub>	0.4	0.4	V max	$I_{SINK} = 200 \ \mu A$
Floating-State Leakage Current	±1	±1	µA max	
Floating-State Output Capacitance <sup>6</sup>	5	5	pF max	
Output Coding	Straight (Na	tural) Binary		
CONVERSION RATE				
Conversion Time	3.2	3.2	µs max	16 SCLK Cycles with SCLK at 5 MHz
Track-and-Hold Acquisition Time <sup>3</sup>	250	250	ns max	
				See Serial Interface Section
Throughput Rate	250	250	kSPS max	See Serial Interface Section

# AD7920-SPECIFICATIONS<sup>1</sup> (continued)

Parameter	A Grade <sup>1, 2</sup>	B Grade <sup>1, 2</sup>	Unit	Test Conditions/Comments
POWER REQUIREMENTS				
V <sub>DD</sub>	2.35/5.25	2.35/5.25	V min/max	
I <sub>DD</sub>				Digital I/Ps = 0 V or $V_{DD}$ .
Normal Mode (Static)	2.5	2.5	mA typ	$V_{DD}$ = 4.75 V to 5.25 V, SCLK On or Off
	1.2	1.2	mA typ	$V_{DD}$ = 2.35 V to 3.6 V, SCLK On or Off
Normal Mode (Operational)	3	3	mA max	$V_{DD}$ = 4.75 V to 5.25 V, $f_{SAMPLE}$ = 250 kSPS
	1.4	1.4	mA max	$V_{DD}$ = 2.35 V to 3.6 V, $f_{SAMPLE}$ = 250 kSPS
Full Power-Down Mode	1	1	μA max	Typically 50 nA
Power Dissipation <sup>7</sup>				
Normal Mode (Operational)	15	15	mW max	$V_{DD} = 5 \text{ V}, \text{ f}_{SAMPLE} = 250 \text{ kSPS}$
	4.2	4.2	mW max	$V_{DD} = 3 \text{ V}, \text{ f}_{SAMPLE} = 250 \text{ kSPS}$
Full Power-Down	5	5	µW max	$V_{DD} = 5 V$
	3	3	µW max	$V_{DD} = 3 V$

NOTES

<sup>1</sup>Temperature range from -40°C to +85°C.

<sup>2</sup>Operational from  $V_{DD}$  = 2.0 V, with input low voltage (V<sub>INL</sub>) 0.35 V max.

<sup>3</sup>See Terminology Section.

<sup>4</sup>B Grade, maximum specs apply as typical figures when  $V_{DD} = 4.75$  V to 5.25 V.

<sup>5</sup>SC70 values guaranteed by characterization.

<sup>6</sup>Sample tested @ 25°C to ensure compliance.

<sup>7</sup>See Power Versus Throughput Rate section.

Specifications subject to change without notice.

# **TIMING SPECIFICATIONS**<sup>1</sup> ( $V_{DD} = 2.35 V$ to 5.25 V, $T_A = T_{MIN}$ to $T_{MAX}$ , unless otherwise noted.)

Parameter	AD7910/AD7920 Limit at T <sub>MIN,</sub> T <sub>MAX</sub>	Unit	Description
f <sub>SCLK</sub> <sup>2</sup>	10	kHz min <sup>3</sup>	
	5	MHz max	
t <sub>CONVERT</sub>	$14  imes t_{ m SCLK}$		AD7910
	$16 \times t_{SCLK}$		AD7920
t <sub>OUIET</sub>	50	ns min	Minimum Quiet Time Required between Bus Relinquish and
			Start of Next Conversion
t <sub>1</sub>	10	ns min	Minimum CS Pulsewidth
t <sub>2</sub>	10	ns min	CS to SCLK Setup Time
$t_2$ $t_3$ <sup>4</sup>	22	ns max	Delay from $\overline{\text{CS}}$ until SDATA Three-State Disabled
$t_4^4$	40	ns max	Data Access Time after SCLK Falling Edge
t <sub>5</sub>	$0.4 imes t_{ m SCLK}$	ns min	SCLK Low Pulsewidth
t <sub>6</sub>	$0.4  imes t_{ m SCLK}$	ns min	SCLK High Pulsewidth
t <sub>6</sub> t <sub>7</sub> <sup>5</sup>			SCLK to Data Valid Hold Time
	10	ns min	$V_{DD} \le 3.3 \text{ V}$
	9.5	ns min	$3.3 \text{ V} < \text{V}_{\text{DD}} \le 3.6 \text{ V}$
	7	ns min	V <sub>DD</sub> > 3.6 V
t <sub>8</sub> <sup>6</sup>	36	ns max	SCLK Falling Edge to SDATA Three-State
	See Note 7	ns min	SCLK Falling Edge to SDATA Three-State
t <sub>POWER-UP</sub> <sup>8</sup>	1	µs max	Power-Up Time from Full Power-Down

NOTES

<sup>1</sup>Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of 1.6 V. <sup>2</sup>Mark/Space ratio for the SCLK input is 40/60 to 60/40.

<sup>3</sup>Minimum f<sub>SCLK</sub> at which specifications are guaranteed.

<sup>4</sup>Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 1.8 V when  $V_{DD}$  = 2.35 V and 0.8 V or 2.0 V for  $V_{DD}$  > 2.35 V. <sup>5</sup>Measured with a 50 pF load capacitor.

 $^{6}$ t<sub>8</sub> is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t<sub>8</sub>, quoted in the Timing Characteristics is the true bus relinquish time of the part and is independent of the bus loading.

 $^{7}t_{7}$  values apply to  $t_{8}$  minimum values also.

<sup>8</sup>See Power-Up Time section.

Specifications subject to change without notice.




Figure 1. Load Circuit for Digital Output Timing Specifications

### TIMING EXAMPLES

Figures 2 and 3 show some of the timing parameters from the Timing Specifications table.

### **Timing Example 1**

From figure 3, having  $f_{SCLK} = 5$  MHz and a throughput rate of 250 kSPS, gives a cycle time of  $t_2 + 12.5(1/f_{SCLK}) + t_{ACQ} = 4 \ \mu s$ . With  $t_2 = 10$  ns min, this leaves  $t_{ACQ}$  to be 1.49  $\mu s$ . This 1.49  $\mu s$  satisfies the requirement of 250 ns for  $t_{ACQ}$ . From Figure 3,  $t_{ACQ}$  comprises of  $2.5(1/f_{SCLK}) + t_8 + t_{QUIET}$ , where  $t_8 = 36$  ns max. This allows a value of 954 ns for  $t_{QUIET}$ , satisfying the minimum requirement of 50 ns.




Figure 2. AD7920 Serial Interface Timing Diagram




Figure 3. Serial Interface Timing Example

### **Timing Example 2**

The AD7920 can also operate with slower clock frequencies. From Figure 3, having  $f_{SCLK} = 3.4$  MHz and a throughput rate of 150 kSPS gives a cycle time of  $t_2 + 12.5(1/f_{SCLK}) + t_{ACQ} = 6.66 \ \mu$ s. With  $t_2 = 10$  ns min, this leaves  $t_{ACQ}$  to be 2.97  $\mu$ s. This 2.97  $\mu$ s satisfies the requirement of 250 ns for  $t_{ACQ}$ . From Figure 3,  $t_{ACQ}$  comprises of 2.5( $1/f_{SCLK}$ ) +  $t_8 + t_{QUIET}$ ,  $t_8 = 36$  ns max. This allows a value of 2.19  $\mu$ s for t<sub>QUIET</sub> satisfying the minimum requirement of 50 ns. As in this example and with other slower clock values, the signal may already be acquired before the conversion is complete, but it is still necessary to leave 50 ns minimum t<sub>QUIET</sub> between conversions. In this example, the signal should be fully acquired at approximately point C in Figure 3.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$
$V_{\text{DD}}$ to GND $\ldots \ldots \ldots$
Analog Input Voltage to GND $\dots \dots -0.3$ V to V <sub>DD</sub> + 0.3 V
Digital Input Voltage to GND0.3 V to +7 V
Digital Output Voltage to GND $\dots$ -0.3 V to V <sub>DD</sub> + 0.3 V
Input Current to Any Pin Except Supplies <sup>2</sup> $\pm 10 \text{ mA}$
Operating Temperature Range
Commercial (A, B Grade) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Storage Temperature Range
Junction Temperature
MSOP Package
$\theta_{IA}$ Thermal Impedance
$\theta_{\rm IC}$ Thermal Impedance
<u>j</u> -

SC70 Package
$\theta_{IA}$ Thermal Impedance
θ <sub>JC</sub> Thermal Impedance 228.9°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec)
ESD
NOTES

<sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup> Transient currents of up to 100 mA will not cause SCR latch-up.

Model	Temperature Range	Linearity Error (LSB) <sup>1</sup>	Package Option <sup>2</sup>	Branding
AD7910AKS	-40°C to +85°C	±0.5 max	KS-6	CVA
AD7910ARM	-40°C to +85°C	±0.5 max	RM-8	CVA
AD7920AKS	-40°C to +85°C	±0.75 typ	KS-6	CUA
AD7920BKS	-40°C to +85°C	±1.5 max	KS-6	CUB
AD7920BRM	-40°C to +85°C	±1.5 max	RM-8	CUB

### **ORDERING GUIDE**

NOTES

<sup>1</sup>Linearity Error here refers to integral nonlinearity.

 $^{2}$ KS = SC70, RM = MSOP.

### CAUTION \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7910/AD7920 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### PIN CONFIGURATION

### 6-Lead SC70





### PIN FUNCTION DESCRIPTION

Mnemonic	Function
CS	Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7910/ AD7920 and also framing the serial data transfer.
V <sub>DD</sub> GND	Power Supply Input. The $V_{DD}$ range for the AD7910/AD7920 is from 2.35 V to 5.25 V. Analog Ground. Ground reference point for all circuitry on the AD7910/AD7920. All analog input signals should be
	referred to this GND voltage.
V <sub>IN</sub>	Analog Input. Single-ended analog input channel. The input range is 0 to V <sub>DD</sub> .
SDATA	Data Out. Logic output. The conversion result from the AD7910/AD7920 is provided on this output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream from the AD7920 consists of four leading zeros followed by the 12 bits of conversion data, which is provided MSB first. The data stream from the AD7910 consists of four leading zeros followed by the 10 bits of conversion data followed by two trailing zeros, which is also provided MSB first.
SCLK	Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the AD7910/AD7920 conversion process.
NC	No Connect

### TERMINOLOGY

### **Integral Nonlinearity**

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the AD7920 and AD7910, the endpoints of the transfer function are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition.

### **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

### **Offset Error**

This is the deviation of the first code transition  $(00 \dots 000)$  to  $(00 \dots 001)$  from the ideal, i.e, GND + 1 LSB.

### **Gain Error**

This is the deviation of the last code transition  $(111 \dots 110)$  to  $(111 \dots 111)$  from the ideal, i.e,  $V_{REF} - 1$  LSB after the offset error has been adjusted out.

### **Track-and-Hold Acquisition Time**

The track-and-hold amplifier returns into track mode at the end of conversion. Track-and-Hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within  $\pm 0.5$  LSB, after the end of conversion. See the Serial Interface section for more details.

### Signal-to-(Noise + Distortion) Ratio

This is the measured ratio of signal-to-(noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $f_S/2$ ), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal-to-(noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB

Thus, for a 12-bit converter this is 74 dB, and for a 10-bit converter this is 62 dB.

### **Total Unadjusted Error**

This is a comprehensive specification that includes gain error, linearity error, and offset error.

### **Total Harmonic Distortion (THD)**

Total harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. It is defined as:

THD (dB) = 
$$20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ , and  $V_6$  are the rms amplitudes of the second through the sixth harmonics.

#### Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_s/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs whose harmonics are buried in the noise floor, it will be a noise peak.

#### **Intermodulation Distortion**

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).


The AD7910/AD7920 are tested using the CCIF standard where two input frequencies are used (see fa and fb in the specification page). In this case, the second-order terms are usually distanced in frequency from the original sine waves while the third-order terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals, expressed in dB.

# Typical Performance Characteristics-AD7910/AD7920


TPC 1 and TPC 2 show a typical FFT plot for the AD7920 and AD7910, respectively, at 250 kSPS sampling rate and 100 kHz input frequency.

TPC 3 shows the signal-to-(noise + distortion) ratio performance versus input frequency for various supply voltages while sampling at 250 kSPS with a SCLK frequency of 5 MHz for the AD7920.

TPC 4 and TPC 5 show typical INL and DNL performance for the AD7920.




TPC 1. AD7920 Dynamic Performance at 250 kSPS




TPC 2. AD7910 Dynamic Performance at 250 kSPS

TPC 6 shows a graph of the total harmonic distortion versus analog input frequency for different source impedances when using a supply voltage of 3.6 V and sampling at a rate of 250 kSPS. See the Analog Input section.


TPC 7 shows a graph of the total harmonic distortion versus analog input signal frequency for various supply voltages while sampling at 250 kSPS with an SCLK frequency of 5 MHz.




TPC 3. AD7920 SINAD vs. Input Frequency at 250 kSPS



TPC 4. AD7920 INL Performance



TPC 5. AD7920 DNL Performance




TPC 6. THD vs. Analog Input Frequency for Various Source Impedances

### **CIRCUIT INFORMATION**

The AD7910/AD7920 are fast, micropower, 10-bit/12-bit, single-supply A/D converters, respectively. The parts can be operated from a 2.35 V to 5.25 V supply. When operated from either a 5 V supply or a 3 V supply, the AD7910/AD7920 are capable of throughput rates of 250 kSPS when provided with a 5 MHz clock.

The AD7910/AD7920 provide the user with an on-chip trackand-hold, A/D converter, and a serial interface housed in a tiny 6-lead SC70 package or 8-lead MSOP package, which offers the user considerable space saving advantages over alternative solutions. The serial clock input accesses data from the part but also provides the clock source for the successive approximation A/D converter. The analog input range is 0 V to V<sub>DD</sub>. An external reference is not required for the ADC and there is no reference on-chip. The reference for the AD7910/AD7920 is derived from the power supply and thus gives the widest dynamic input range.

The AD7910/AD7920 also feature a power-down option to allow power saving between conversions. The power-down feature is implemented across the standard serial interface, as described in the Modes of Operation section.



TPC 7. THD vs. Analog Input Frequency for Various Supply Voltages

### **CONVERTER OPERATION**

The AD7910/AD7920 is a successive approximation analogto-digital converter based around a charge redistribution DAC. Figures 4 and 5 show simplified schematics of the ADC. Figure 4 shows the ADC during its acquisition phase. SW2 is closed, and SW1 is in position A, the comparator is held in a balanced condition, and the sampling capacitor acquires the signal on  $V_{\rm IN}$ .




Figure 4. ADC Acquisition Phase

When the ADC starts a conversion (see Figure 5), SW2 opens and SW1 moves to position B, causing the comparator to become unbalanced. The control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. Figure 6 shows the ADC transfer function.




Figure 5. ADC Conversion Phase

### ADC Transfer Function

The output coding of the AD7910/AD7920 is straight binary. The designed code transitions occur at the successive integer LSB values, i.e, 1 LSB, 2 LSBs, and so on. The LSB size is  $V_{DD}/4096$  for the AD7920 and  $V_{DD}/1024$  for the AD7910. The ideal transfer characteristic for the AD7910/AD7920 is shown in Figure 6.




Figure 6. Transfer Characteristic

#### **Typical Connection Diagram**

Figure 7 shows a typical connection diagram for the AD7910/ AD7920.  $V_{REF}$  is taken internally from  $V_{DD}$  and, as such,  $V_{DD}$  should be well decoupled. This provides an analog input range of 0 V to  $V_{DD}$ . The conversion result is output in a 16-bit word with four leading zeros followed by the MSB of the 12-bit or 10-bit result. The 10-bit result from the AD7910 will be followed by two trailing zeros.

Alternatively, because the supply current required by the AD7910/ AD7920 is so low, a precision reference can be used as the supply source to the AD7910/AD7920. An REF19x voltage reference (REF195 for 5 V or REF193 for 3 V) can be used to supply the required voltage to the ADC (see Figure 7). This configuration is especially useful if the power supply is quite noisy or if the system supply voltages are at a value other than 5 V or 3 V (e.g., 15 V). The REF19x will output a steady voltage to the AD7910/AD7920. If the low dropout REF193 is used, the current it needs to supply to the AD7910/AD7920 is typically 1.2 mA. When the ADC is converting at a rate of 250 kSPS the REF193 needs to supply a maximum of 1.4 mA to the AD7910/AD7920. The load regulation of the REF193 is typically 10 ppm/mA (REF193,  $V_S = 5 \text{ V}$ ), which results in an error of 14 ppm (42  $\mu$ V) for the 1.4 mA drawn from it. This corresponds to a 0.057 LSB error for the AD7920 with  $V_{DD}$  = 3 V from the REF193 and a 0.014 LSB error for the AD7910. For applications where power consumption is of concern, the Power-Down mode of the ADC and the sleep mode of the REF19x reference should be used to improve power performance. See the Modes of Operation section.




Figure 7. REF193 as Power Supply

Table I provides typical performance data with various references used as a  $V_{DD}$  source for a 100 kHz input tone at room temperature under the same setup conditions.

Table I. AD7920 Typical Performancefor Various Voltage References IC

Reference Tied to V <sub>DD</sub>	AD7920 SNR Performance (dB)
AD780 @ 3 V	72.65
REF193	72.35
AD780 @ 2.5 V	72.5
REF192	72.2
REF43	72.6

### **Analog Input**

Figure 8 shows an equivalent circuit of the analog input structure of the AD7910/AD7920. The two diodes D1 and D2 provide ESD protection for the analog input. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 300 mV. This will cause these diodes to become forward-biased and start conducting current into the substrate. 10 mA is the maximum current these diodes can conduct without causing irreversible damage to the part. The capacitor C1 in Figure 8 is typically about 6 pF and can be attributed primarily to pin capacitance. The resistor R1 is a lumped component made up of the on resistance of a switch. This resistor is typically about 100  $\Omega$ . The capacitor C2 is the ADC sampling capacitor and has a capacitance of 20 pF typically. For ac applications, removing high frequency components from the analog input signal is recommended by use of a band-pass filter on the relevant analog input pin. In applications where harmonic distortion and signalto-noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances will significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op amp is a function of the particular application.




Figure 8. Equivalent Analog Input Circuit

Table II provides some typical performance data with various op amps used as the input buffer for a 100 kHz input tone at room temperature under the same setup conditions.

Table II.	AD7920	Typical	Performance
for Vario	us Input	Buffers,	$V_{DD} = 3 V$

Op Amp in the Input Buffer	AD7920 SNR Performance (dB)
AD711	72.3
AD797	72.5
AD845	71.4

When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD increases as the source impedance increases, and performance degrades (see TPC 6).

### **Digital Inputs**

The digital inputs applied to the AD7910/AD7920 are not limited by the maximum ratings that limit the analog input. Instead, the digital inputs applied can go to 7 V and are not restricted by the V<sub>DD</sub> + 0.3 V limit as on the analog input. For example, if the AD7910/AD7920 were operated with a V<sub>DD</sub> of 3 V, then 5 V logic levels could be used on the digital inputs. However it is important to note that the data output on SDATA will still have 3 V logic levels when V<sub>DD</sub> = 3 V. Another advantage of SCLK and  $\overline{CS}$  not being restricted by the V<sub>DD</sub> + 0.3 V limit is that power supply sequencing issues are avoided. If  $\overline{CS}$  or SCLK is applied before V<sub>DD</sub>, there is no risk of latch-up as there would be on the analog inputs if a signal greater than 0.3 V was applied prior to V<sub>DD</sub>.

### **MODES OF OPERATION**

The mode of operation of the AD7910/AD7920 is selected by controlling the logic state of the  $\overline{CS}$  signal during a conversion. There are two possible modes of operation, Normal mode and Power-Down mode. The point at which  $\overline{CS}$  is pulled high after the conversion has been initiated determines whether the AD7910/AD7920 enters Power-Down mode. Similarly, if already in Power-Down mode then  $\overline{CS}$  can control whether the device returns to Normal operation or remains in Power-Down mode. These modes of operation are designed to provide flexible power management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for different application requirements.

### Normal Mode

This mode is intended for fastest throughput rate performance as the user does not have to worry about any power-up times, with the AD7910/AD7920 remaining fully powered all the time. Figure 9 shows the general diagram of the operation of the AD7910/AD7920 in this mode.

The conversion is initiated on the falling edge of  $\overline{\text{CS}}$  as described in the Serial Interface section. To ensure the part remains fully powered up at all times,  $\overline{\text{CS}}$  must remain low until at least 10 SCLK falling edges have elapsed after the falling edge of  $\overline{\text{CS}}$ . If  $\overline{\text{CS}}$  is brought high any time after the 10th SCLK falling edge but before the end of the t<sub>CONVERT</sub>, the part will remain powered up but the conversion will be terminated and SDATA will go back into three-state.

For the AD7920, 16 serial clock cycles are required to complete the conversion and access the complete conversion result. For the AD7910, a minimum of 14 serial clock cycles is required to complete the conversion and access the complete conversion result.

 $\overline{\text{CS}}$  may idle high until the next conversion or may idle low until  $\overline{\text{CS}}$  returns high sometime prior to the next conversion, effectively idling  $\overline{\text{CS}}$  low.

Once a data transfer is complete (SDATA has returned to threestate), another conversion can be initiated after the quiet time,  $t_{QUIET}$ , has elapsed by bringing  $\overline{CS}$  low again.

### Power-Down Mode

This mode is intended for use in applications where slower throughput rates are required; either the ADC is powered down between each conversion, or a series of conversions may be performed at a high throughput rate and the ADC is powered down for a relatively long duration between these bursts of several conversions. When the AD7910/AD7920 is in Power-Down mode, all analog circuitry is powered down.

To enter Power-Down mode, the conversion process must be interrupted by bringing  $\overline{CS}$  high anywhere after the second falling edge of SCLK, and before the 10th falling edge of SCLK as shown in Figure 10. Once  $\overline{CS}$  has been brought high in this window of SCLKs, the part will enter Power-Down mode, the conversion that was initiated by the falling edge of  $\overline{CS}$  will be terminated, and SDATA will go back into three-state. If  $\overline{CS}$  is brought high before the second SCLK falling edge, the part will remain in Normal mode and will not power down. This will avoid accidental power-down due to glitches on the  $\overline{CS}$  line.

To exit this mode of operation and power up the AD7910/AD7920 again, a dummy conversion is performed. On the falling edge of  $\overline{CS}$ , the device will begin to power up, and will continue to power up

as long as  $\overline{CS}$  is held low until after the falling edge of the 10th SCLK. The device will be fully powered up once 16 SCLKs have elapsed and valid data will result from the next conversion, as shown in Figure 11. If  $\overline{CS}$  is brought high before the 10th SCLK falling edge, the AD7910/AD7920 will go back into Power-Down mode again. This avoids accidental power-up due to glitches on the  $\overline{CS}$  line or an inadvertent burst of eight SCLK cycles while  $\overline{CS}$  is low. Although the device may begin to power up on the falling edge of  $\overline{CS}$ , it will power down again on the rising edge of  $\overline{CS}$  as long as it occurs before the 10th SCLK falling edge.

### Power-Up Time

The power-up time of the AD7910/AD7920 is 1  $\mu$ s, which means that one dummy cycle will always be sufficient to allow the device to power up. Once the dummy cycle is complete, the ADC will be fully powered up and the input signal will be acquired properly. The quiet time, t<sub>QUIET</sub>, must still be allowed from the point where the bus goes back into three-state after the dummy conversion, to the next falling edge of  $\overline{CS}$ .

When powering up from the Power-Down mode with a dummy cycle, as in Figure 11, the track-and-hold that was in hold mode while the part was powered down returns to track mode after




Figure 10. Entering Power-Down Mode




Figure 11. Exiting Power-Down Mode

the first SCLK edge the part receives after the falling edge of  $\overline{\text{CS}}$ . This is shown as point A in Figure 11. Although at any SCLK frequency one dummy cycle is sufficient to power up the device and acquire V<sub>IN</sub>, it does not necessarily mean that a full dummy cycle of 16 SCLKs must always elapse to power up the device and fully acquire V<sub>IN</sub>; 1 µs will be sufficient to power the device up and acquire the input signal. So, if a 5 MHz SCLK frequency is applied to the ADC, the cycle time will be 3.2 µs. In one dummy cycle, 3.2 µs, the part will be powered up and V<sub>IN</sub> fully acquired. However after 1 µs with a 5 MHz SCLK, only five SCLK cycles will have elapsed. At this stage, the ADC will be fully powered up and the signal acquired. In this case, the  $\overline{\text{CS}}$  can be brought high after the 10th SCLK falling edge and brought low again after a time, t<sub>OUIET</sub>, to initiate the conversion.

When power supplies are first applied to the AD7910/AD7920, the ADC may power up in either power down mode or in normal mode. Because of this, it is best to allow a dummy cycle to elapse to ensure the part is fully powered up before attempting a valid conversion. Likewise, if it is intended to keep the part in Power-Down mode while not in use and the user wishes the part to power up in Power-Down mode, the dummy cycle may be used to ensure the device is in power-down by executing a cycle such as that shown in Figure 10. Once supplies are applied to the AD7910/AD7920, the power-up time is the same as that when powering up from Power-Down mode. It takes approximately 1 µs to power up fully if the part powers up in normal mode. It is not necessary to wait 1 µs before executing a dummy cycle to ensure the desired mode of operation. Instead, the dummy cycle can occur directly after power is supplied to the ADC. If the first valid conversion is performed directly after the dummy conversion, care must be taken to ensure that adequate acquisition time is allowed. As mentioned earlier, when powering up from the Power-Down mode, the part will return to track upon the first SCLK edge applied after the falling edge of CS. However when the ADC powers up initially after supplies are applied, the track-and-hold will already be in track. This means, assuming one has the facility to monitor the ADC supply current, if the ADC powers up in the desired mode of operation and thus a dummy cycle is not required to change mode, neither is a dummy cycle required to place the track-and-hold into track.

#### POWER VS. THROUGHPUT RATE

By using the Power-Down mode on the AD7910/AD7920 when not converting, the average power consumption of the ADC decreases at lower throughput rates. Figure 12 shows how as the throughput rate is reduced, the device remains in its power-down state longer and the average power consumption over time drops accordingly.

For example, if the AD7910/AD7920 is operated in a continuous sampling mode with a throughput rate of 100 kSPS and a SCLK of 5 MHz ( $V_{DD}$  = 5 V), and the device is placed in the Power-Down mode between conversions, the power consumption is calculated as follows:

The power dissipation during normal mode is 15 mW ( $V_{DD} = 5 V$ ). The power dissipation includes the power dissipated while the part is entering Power-Down mode, the power dissipated during the

dummy conversion (when the part is exiting Power-Down mode and powering up), and the power dissipated during conversion.

As mentioned in the Power-Down mode section, to enter Power-Down mode,  $\overline{CS}$  has to be brought high anywhere between the second and 10th SCLK falling edge. Therefore, the power consumption when entering Power-Down mode will vary depending on the number of SCLK cycles used. In this example, five SCLK cycles will be used to enter Power-Down mode. This gives a period time of  $5 \times (1/f_{SCLK}) = 1 \ \mu s$ .

The power-up time is 1  $\mu$ s, which implies that only five SCLK cycles are required to power up the part. However,  $\overline{CS}$  has to remain low until at least the 10th SCLK falling edge when exiting Power-Down mode. This means that a minimum of nine SCLK cycles have to be used to exit Power-Down mode and power up the part.

So, if nine SCLK cycles are used, the time to power up the part and exit Power-Down mode is  $9 \times (1/f_{SCLK}) = 1.8 \ \mu s$ .

Finally, the conversion time is  $16 \times (1/f_{SCLK}) = 3.2 \ \mu s$ .

Therefore, the AD7910/AD7920 can be said to dissipate 15 mW for 3.2  $\mu$ s + 1.8  $\mu$ s + 1  $\mu$ s = 6  $\mu$ s during each conversion cycle. If the throughput rate is 100 kSPS, the cycle time is 10  $\mu$ s and the average power dissipated during each cycle is (6/10) × (15 mW) = 9 mW. The power dissipation when the part is in power-down has not been taken into account as the shutdown current is so low and it does not have any effect on the overall power dissipation value.

If  $V_{DD}$  = 3 V, SCLK = 5 MHz and the device is again in Power-Down mode between conversions, the power dissipation during normal operation is 4.2 mW. Assuming the same timing conditions as before, the AD7910/AD7920 can now be said to dissipate 4.2 mW for 6 µs during each conversion cycle. With a throughput rate of 100 kSPS, the average power dissipated during each cycle is (6/10) × (4.2 mW) = 2.52 mW. Figure 12 shows the power versus throughput rate when using the Power-Down mode between conversions with both 5 V and 3 V supplies.

Power-Down mode is intended for use with throughput rates of approximately 160 kSPS and under, because at higher sampling rates there is no power saving made by using the Power-Down mode.




Figure 12. Power vs. Throughput Rate




Figure 13. AD7920 Serial Interface Timing Diagram




Figure 14. AD7910 Serial Interface Timing Diagram

### SERIAL INTERFACE

Figures 13 and 14 show the detailed timing diagram for serial interfacing to the AD7920 and AD7910, respectively. The serial clock provides the conversion clock and also controls the transfer of information from the AD7910/AD7920 during conversion.

The  $\overline{CS}$  signal initiates the data transfer and conversion process. The falling edge of  $\overline{CS}$  puts the track-and-hold into hold mode, takes the bus out of three-state and the analog input is sampled at that point. The conversion is also initiated at this point.

For the AD7920, the conversion requires 16 SCLK cycles to complete. Once 13 SCLK falling edges have elapsed, track-and-hold goes back into track on the next SCLK rising edge as shown in Figure 13 at point B. On the 16th SCLK falling edge, the SDATA line goes back into three-state. If the rising edge of  $\overline{CS}$  occurs before 16 SCLKs have elapsed, then the conversion will be terminated and the SDATA line goes back into three-state; otherwise, SDATA returns to three-state on the 16th SCLK falling edge, as shown in Figure 13. Sixteen serial clock cycles are required to perform the conversion process and to access data from the AD7920.

For the AD7910, the conversion requires 14 SCLK cycles to complete. Once 13 SCLK falling edges have elapsed, track-and-hold goes back into track on the next SCLK rising edge, as shown in Figure 14 at point B.

If the rising edge of  $\overline{CS}$  occurs before 14 SCLKs have elapsed, the conversion is terminated and the SDATA line goes back into three-state. If 16 SCLKs are used in the cycle, SDATA returns to three-state on the 16th SCLK falling edge, as shown in Figure 14.

 $\overline{\text{CS}}$  going low clocks out the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges beginning with the second leading zero. Thus the first falling clock edge on the serial clock has the first leading zero provided and also clocks out the second leading zero. The final bit in the data transfer is valid on the 16th falling edge, having being clocked out on the previous (15th) falling edge.

In applications with a slower SCLK, it is possible to read in data on each SCLK rising edge. In this case, the first falling edge of SCLK will clock out the second leading zero and it could be read in the first rising edge. However, the first leading zero that was clocked out when  $\overline{CS}$  went low will be missed unless it was not read in the first falling edge. The 15th falling edge of SCLK will clock out the last bit and it could be read in the 15th rising SCLK edge.

If  $\overline{CS}$  goes low just after the SCLK falling edge has elapsed,  $\overline{CS}$  clocks out the first leading zero as before, and it may be read on the SCLK rising edge. The next SCLK falling edge clocks out the second leading zero and it could be read on the following rising edge.

REV.0

### MICROPROCESSOR INTERFACING

The serial interface on the AD7910/AD7920 allows the part to be directly connected to a range of different microprocessors. This section explains how to interface the AD7910/AD7920 with some of the more common microcontroller and DSP serial interface protocols.

### AD7910/AD7920 to TMS320C541 Interface


The serial interface on the TMS320C541 uses a continuous serial clock and frame synchronization signals to synchronize the data transfer operations with peripheral devices like the AD7910/ AD7920. The  $\overline{CS}$  input allows easy interfacing between the TMS320C541 and the AD7910/AD7920 without any glue logic required. The serial port of the TMS320C541 is set up to operate in burst mode (FSM = 1 in the Serial Port Control register, SPC) with internal serial clock CLKX (MCM = 1 in SPC register) and internal frame signal (TXM = 1 in the SPC), so both pins are configured as outputs. For the AD7920, the word length should be set to 16 bits (FO = 0 in the SPC register). This DSP allows frames with a word length of 16 or 8 bits. Therefore, in the case of the AD7910 where just 14 bits could be required, the FO bit would be set up to 16 bits also. This means that to obtain the conversion result, 16 SCLKs are needed and two trailing zeros will be clocked out in the two last clock cycles.

To summarize, the values in the SPC register are:

FO = 0 FSM = 1 MCM = 1 TXM = 1

The format bit, FO, may be set to 1 to set the word length to eight bits, in order to implement the Power-Down mode on the AD7910/AD7920.

The connection diagram is shown in Figure 15. It should be noted that for signal processing applications, it is imperative that the frame synchronization signal from the TMS320C541 provides equidistant sampling.



\*ADDITIONAL PINS OMITTED FOR CLARITY

### Figure 15. Interfacing to the TMS320C541

### AD7910/AD7920 to ADSP-218x


The ADSP-218x family of DSPs is interfaced directly to the AD7910/AD7920 without any glue logic required. The SPORT control register should be set up as follows:

TFSW = RFSW = 1, Alternate Framing INVRFS = INVTFS = 1, Active Low Frame Signal DTYPE = 00, Right Justify Data ISCLK = 1, Internal Serial Clock TFSR = RFSR = 1, Frame Every Word IRFS = 0, Sets up RFS as an Input ITFS = 1, Sets up TFS as an Output SLEN = 1111, 16 Bits for the AD7920 SLEN = 1101, 14 Bits for the AD7910

To implement Power-Down mode, SLEN should be set to 1001 to issue an 8-bit SCLK burst. The connection diagram is shown in Figure 16. The ADSP-218x has the TFS and RFS of the SPORT tied together, with TFS set as an output and RFS set as an input. The DSP operates in alternate framing mode and the SPORT control register is set up as described. The frame synchronization signal generated on the TFS is tied to  $\overline{CS}$  and, as with all signal processing applications, equidistant sampling is necessary. However, in this example, the timer interrupt is used to control the sampling rate of the ADC and, under certain conditions, equidistant sampling may not be achieved.

The timer registers are loaded with a value that provides an interrupt at the required sample interval. When an interrupt is received, a value is transmitted with TFS/DT (ADC control word). The TFS is used to control the RFS and thus the reading of data. The frequency of the serial clock is set in the SCLKDIV register. When the instruction to transmit with TFS is given, i.e., AX0 = TX0, the state of the SCLK is checked. The DSP waits until the SCLK has gone high, low, and high before transmission starts. If the timer and SCLK values are chosen such that the instruction to transmit occurs on or near the rising edge of SCLK, the data may be transmitted or it may wait until the next clock edge.

For example, the ADSP-2111 has a master clock frequency of 16 MHz. If the SCLKDIV register is loaded with the value 3, an SCLK of 2 MHz is obtained and eight master clock periods will elapse for every one SCLK period. If the timer registers are loaded with the value 803, 100.5 SCLKs will occur between interrupts and subsequently between transmit instructions. This situation will result in nonequidistant sampling as the transmit instruction is occurring on a SCLK edge. If the number of SCLKs between interrupts is a whole integer figure of N, equidistant sampling will be implemented by the DSP.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 16. Interfacing to the ADSP-218x

### AD7910/AD7920 to DSP563xx Interface


The diagram in Figure 17 shows how the AD7910/AD7920 can be connected to the SSI (synchronous serial interface) of the DSP563xx family of DSPs from Motorola. The SSI is operated in Synchronous and Normal mode (SYN = 1 and MOD = 0 in the Control Register B, CRB) with internally generated word frame sync for both Tx and Rx (bits FSL1 = 0 and FSL0 = 0 in the CRB). Set the word length in the Control Register A (CRA) to 16 by setting bits WL2 = 0, WL1 = 1 and WL0 = 0 for the AD7920. This DSP does not offer the option for a 14-bit word length, so the AD7910 word length will be set to 16 bits like the AD7920. For the AD7910, the conversion process will use 16 SCLK cycles, with the last two clock periods clocking out two trailing zeros to fill the 16-bit word.

To implement the Power-Down mode on the AD7910/AD7920, the word length can be changed to eight bits by setting bits WL2 = 0, WL1 = 0, and WL0 = 0 in CRA. The FSP bit in the CRB register can be set to 1, which means the frame goes low and a conversion starts. Likewise, by means of bits SCD2, SCKD, and SHFD in the CRB register, it will be established that pin SC2 (the frame sync signal) and SCK in the serial port will be configured as outputs and the MSB will be shifted first.

To summarize,

MOD = 0 SYN = 1 WL2, WL1, WL0 Depend on the Word Length FSL1 = 1, FSL0 = 0 FSP = 1, Negative Frame Sync SCD2 = 1 SCKD = 1 SHFD = 0

It should be noted that for signal processing applications, it is imperative that the frame synchronization signal from the DSP563xx provides equidistant sampling.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 17. Interfacing to the DSP563xx

### APPLICATION HINTS

### Grounding and Layout

The printed circuit board that houses the AD7910/AD7920 should be designed such that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should be joined at only one place. If the AD7910/AD7920 is in a system where multiple devices require an AGND to DGND connection, the connection should still be made at one point only, a star ground point that should be established as close to the AD7910/AD7920 as possible.

Avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7910/AD7920 to avoid noise coupling. The power supply lines to the AD7910/AD7920 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes while signals are placed on the solder side.

Good decoupling is also very important. The supply should be decoupled with, for instance, a 680 nF 0805 to GND. When using the SC70 package in applications where the size of the components is of concern, a 220 nF 0603 capacitor, for example, could be used instead. However, in that case, the decoupling may not be as effective and may result in an approximate SINAD degradation of 0.3 dB. To achieve the best performance from these decoupling components, the user should endeavor to keep the distance between the decoupling capacitor and the  $V_{DD}$  and GND pins to a minimum with short track lengths connecting the respective pins. Figures 18 and 19 show the recommended positions of the decoupling capacitor for the MSOP and SC70 packages respectively.

As it can be seen in Figure 18, for the MSOP package the decoupling capacitor has been placed as close as possible to the IC with short track lengths to  $V_{DD}$  and GND pins. The decoupling capacitor could also be placed on the underside of the PCB directly underneath the IC, between the  $V_{DD}$  and GND pins attached by vias. This method would not be recommended on PCBs above a standard 1.6 mm thickness. The best performance will be seen with the decoupling capacitor on the top of the PCB next to the IC.





Figure 18. Recommended Supply Decoupling Scheme for the AD7910/AD7920 MSOP Package

Similarly, for the SC70 package, the decoupling capacitor should be located as close as possible to the  $V_{DD}$  and GND pins. Because of its pinout, i.e.,  $V_{DD}$  being next to GND, the decoupling capacitor can be placed extremely close to the IC. The decoupling capacitor could be placed on the underside of the PCB directly under the  $V_{DD}$  and GND pins, but, as before, the best performance will be seen with the decoupling capacitor on the same side as the IC.



*Figure 19. Recommended Supply Decoupling Scheme for the AD7910/AD7920 SC70 Package* 

### Evaluating the AD7910/AD7920 Performance

Although there is no specific evaluation board to evaluate the performance of the AD7910/AD7920, the AD7476/AD7477CB and AD7476A/AD7477ACB evaluation boards could be used. These evaluation boards have a similar serial interface to the AD7910/AD7920, so they will help the user to get familiar with the serial interface operation and also see how the part is implemented in a system where the supply can be taken from different voltage references, and how the ADC is connected to a DSP.


The evaluation board package for any of the above mentioned evaluation boards includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from the PC via the Eval-Board Controller. The Eval-Board Controller can be used in conjunction with the evaluation board, as well as with many other Analog Devices evaluation boards ending in the CB designator, to demonstrate/evaluate the ac and dc performance of the ADC.

The software allows the user to perform ac (fast Fourier transform) and dc (histogram of codes) tests on the ADC. See the evaluation board technical note for more information.


### **OUTLINE DIMENSIONS**

#### 6-Lead Plastic Surface-Mount Package [SC70] (KS-6)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-203AB



Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187AA

C02976-0-12/02(0)