

February 1994 Revised April 2003

# 74LCX245

# **Low Voltage Bidirectional Transceiver** with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment. The  $T/\overline{R}$  input determines the direction of data flow through the device. The  $\overline{OE}$  input disables both the A and B ports by placing them in a high impedance state.

The LCX245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V to 3.6V V<sub>CC</sub> specifications provided
- 7.0 ns  $t_{PD}$  max ( $V_{CC} = 3.3V$ ), 10  $\mu$ A  $I_{CC}$  max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm$ 24 mA output drive ( $V_{CC} = 3.0V$ )
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

■ Leadless DQFN package

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**


Order Number	Package Number	Package Description
74LCX245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX245BQ (Preliminary)	MLP020B (Preliminary)	20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
74LCX245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LCX245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2003 Fairchild Semiconductor Corporation

DS012006

# **Logic Symbol**



## **Pin Descriptions**

Pin Names	Description
ŌE	Output Enable Input
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs

#### **Truth Table**


Inputs		2 4 4 4	
OE	T/R	Outputs	
L	L	Bus $B_0 - B_7$ Data to Bus $A_0 - A_7$	
L		Bus A <sub>0</sub> – A <sub>7</sub> Data to Bus B <sub>0</sub> – B <sub>7</sub>	
Н	Х	HIGH Z State on $A_0 - A_7$ , $B_0 - B_7$ (Note 2)	

- H = HIGH Voltage Level L = LOW Voltage Level


- Z = High Impedance

Note 2: Unused bus terminals during HIGH Z State must be held HIGH or LOW.

# **Connection Diagrams**




#### Pin Assignment for DQFN



(Top Through View)

# **Logic Diagram**



Symbol	Parameter	Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 4)		
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA	
		+50	V <sub>O</sub> > V <sub>CC</sub>	IIIA	
Io	DC Output Source/Sink Current	±50		mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA	
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA	
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

# **Recommended Operating Conditions** (Note 5)

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		±24	
		$V_{CC} = 2.7V \text{ to } 3.0V$		±12	mA
		$V_{CC} = 2.3V \text{ to } 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4:  $I_O$  Absolute Maximum Rating must be observed.

Note 5: Unused inputs or I/O pins must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Cumbal	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C$	Units	
Symbol		Conditions	(V)	Min	Max	Units
/ <sub>IH</sub>	HIGH Level Input Voltage		2.3 to 2.7	1.7		V
			2.7 to 3.6	2.0		_ v
/ <sub>IL</sub>	LOW Level Input Voltage		2.3 to 2.7		0.7	V
			2.7 to 3.6		0.8	_ v
/он	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 to 3.6	V <sub>CC</sub> – 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		7
/ <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 to 3.6		0.2	
		$I_{OL} = 8mA$	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 to 3.6		±5.0	μΑ
OZ	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 to 3.6		±5.0	μА
		$V_I = V_{IH}$ or $V_{IL}$	2.3 10 3.6		±3.0	μΑ
OFF	Power-Off Leakage Current	$V_{1} \text{ or } V_{O} = 5.5 V$	0		10	μΑ

# DC Electrical Characteristics (Continued)

Symbol	Parameter	eter Conditions		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Cyllindo.	T drameter	Conditions	(V)	Min	Max	Omio
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 to 3.6		10	цΑ
		3.6V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 5.5V (Note 6)	2.3 to 3.6		±10	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 to 3.6		500	μA

Note 6: Outputs disabled or 3-STATE only.

## **AC Electrical Characteristics**

		$T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $R_L = 500\Omega$							
Symbol	Parameter	V <sub>CC</sub> = 3.3	3V ± 0.3V	$V_{CC} = 2.7V$		$\rm V_{CC}=2.5V\pm0.2V$		1,,,,,,	
Зупівої	Parameter	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		Units	
		Min	Max	Min	Max	Min	Max	İ	
t <sub>PHL</sub>	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4		
t <sub>PLH</sub>	$A_n$ to $B_n$ or $B_n$ to $A_n$	1.5	7.0	1.5	8.0	1.5	8.4	ns	
t <sub>PZL</sub>	Output Enable Time	1.5	8.5	1.5	9.5	1.5	10.5	200	
$t_{PZH}$		1.5	8.5	1.5	9.5	1.5	10.5	ns	
t <sub>PLZ</sub>	Output Disable Time	1.5	7.5	1.5	8.5	1.5	9.0	ns	
$t_{\text{PHZ}}$		1.5	7.5	1.5	8.5	1.5	9.0	115	
t <sub>OSHL</sub>	Output to Output Skew		1.0					ns	
toslh	(Note 7)		1.0					115	

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C	Units
Oyillboi	T drameter	Conditions	(V)	Typical	Oilles
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	٧

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open, V <sub>I</sub> = 0V or V <sub>CC</sub>	7.0	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f = 10$ MHz	25.0	pF

## AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3V \pm 0.3V$
	$V_{CC}$ x 2 at $V_{CC}$ = 2.5V $\pm$ 0.2V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and  $t_{\rm rec}$  Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f = 1MHz,  $t_r = t_f = 3ns$ )


Symbol		v <sub>cc</sub>	
Cymbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2
$V_{mo}$	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V
V <sub>v</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V






# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 4.50 9 0.50 TYP (2x) 0.15 C TOP VIEW O.50 TYP 0.50 TYP

RECOMMENDED LAND PATTERN






#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AC
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

#### MLP020BrevA

20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
Package Number MLP020B
(Preliminary)



20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A--0.20 4.4±0.1 -B-6.4 3.2 0.2 C B A LAND PATTERN RECOMMENDATION 0.1 C SEE DETAIL A 0.90 +0.15 0.09-0.20 -C-0.65 0.19-0.30 0.10 M A BS CS DIMENSIONS ARE IN MILLIMETERS R0.09 MIN GAGE PLANE NOTES: CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND THE BAR EXTRUSIONS. SEATING PLANE $0.6 \pm 0.1$ R0.09 MIN D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 1.00 MTC20RevD1 **DETAIL A** 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.