April 1988 Revised September 2000

# 74F193 Up/Down Binary Counter with Separate Up/Down Clocks

### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 74F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multi-stage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load ( $\overline{PL}$ ) and the Master Reset (MR) inputs asynchronously override the clocks.


## **Ordering Code:**

Order Number	Package Number	Package Description
74F193SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F193SJ (Note 1)	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F193PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Note 1: Device not available in Tape and Reel.

#### **Logic Symbols**



## **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation DS009497

# Unit Loading/Fan Out

#### 4

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 µA/-1.8 mA	
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 µA/-1.8 mA	
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA	
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA	
Q <sub>0</sub> –Q <sub>3</sub>	Flip-Flop Outputs	50/33.3	–1 mA/20 mA	
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA	
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	–1 mA/20 mA	

#### **Functional Description**

## **Function Table**

The 74F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table.

The Terminal Count Up  $(\overline{TC}_U)$  and Terminal Count Down  $(\overline{TC}_D)$  outputs are normally HIGH. When the circuit has reached the maximum count state 15, the next HIGH-to-LOW transition of the Count Up Clock will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until CP<sub>U</sub> goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the  $\overline{TC}_D$  output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the  $\overline{TC}$  outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{\mathsf{TC}}_{\mathsf{U}} = \mathsf{Q}_0 \bullet \mathsf{Q}_1 \bullet \mathsf{Q}_2 \bullet \mathsf{Q}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{U}}$$
$$\overline{\mathsf{TC}}_{\mathsf{D}} = \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{D}}$$

The 74F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P<sub>0</sub>–P<sub>3</sub>) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.


MR PL CPu CPD Mode Н Х Х Х Reset (Asyn.) L L Х Х Preset (Asyn.) L н н н No Change Count Up L н н н Count Down L н


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

#### **State Diagram**





74F193

# Absolute Maximum Ratings(Note 2)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$  to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

# **DC Electrical Characteristics**

Symbol	Parameter	r	Min	Тур	Max	Units	V <sub>cc</sub>	Conditions
V <sub>IH</sub>	IH Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage	e			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
IIH	Input HIGH				5.0		Max	V <sub>IN</sub> = 2.7V
	Current				5.0		IVIAA	v <sub>IN</sub> = 2.7 v
I <sub>BVI</sub>	Input HIGH Current				100	μA	Max	V - 7 0V
	Breakdown Test				7.0	μΑ	IVIAX	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub> C	Output HIGH				50	μA	Max	V – V
	Leakage Current				50	μΑ	IVIAX	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
	Test		4.75			v	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded
IIL	Input LOW Current				-0.6			$V_{IN} = 0.5V (MR, \overline{PL}, P_n)$
					-1.8	mA	Max	$V_{IN} = 0.5V (CP_u, CP_D)$
I <sub>OS</sub>	Output Short-Circuit Curre	ent	-60		-150	mA	Max	$V_{OUT} = 0V$
I <sub>CC</sub>	Power Supply Current			38	55	mA	Max	


www.fairchildsemi.com

4

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	1
f <sub>MAX</sub>	Maximum Count Frequency	100	125		90		MHz
t <sub>PLH</sub>	Propagation Delay	4.0	7.0	9.0	4.0	10.0	
t <sub>PHL</sub>	$CP_U$ or $CP_D$ to TC <sub>U</sub> or TC <sub>D</sub>	3.5	6.0	8.0	3.5	9.0	ns
t <sub>PLH</sub>	Propagation Delay	4.0	4.0 6.5 8.5 4.0		4.0	9.5	
t <sub>PHL</sub>	CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub>	5.5	9.5	12.5	5.5	13.5	ns
t <sub>PLH</sub>	Propagation Delay	3.0	4.5	7.0	3.0	8.0	ns
t <sub>PHL</sub>	P <sub>n</sub> to Q <sub>n</sub>	6.0	11.0	14.5	6.0	15.5	
t <sub>PLH</sub>	Propagation Delay	5.0	8.5	11.0	5.0	12.0	ns
t <sub>PHL</sub>	PL to Qn	5.5	10.0	13.0	5.5	14.0	115
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	5.5	11.0	14.5	5.5	15.5	
t <sub>PLH</sub>	Propagation Delay MR to TC <sub>U</sub>	6.0	10.5	13.5	6.0	14.5	ns
t <sub>PHL</sub>	Propagation Delay MR to TC <sub>D</sub>	6.0	11.5	14.5	6.0	15.5	İ
t <sub>PLH</sub>	Propagation Delay	7.0	12.0	15.5	7.0	16.5	
t <sub>PHL</sub>	PL to TC <sub>U</sub> or TC <sub>D</sub>	7.0	11.5	14.5	7.0	15.5	ns
t <sub>PLH</sub>	Propagation Delay	7.0	11.5	14.5	7.0	15.5	ns
t <sub>PHL</sub>	$P_n$ to $\overline{TC}_U$ or $\overline{TC}_D$	6.5	11.0	14.0	6.5	15.0	


# **AC Operating Requirements**

Symbol		T <sub>A</sub> = +25°C	T <sub>A</sub> = 0°C to +70°C	
	Parameter	$V_{CC} = +5.0V$	$V_{CC} = +5.0V$	Units
		Min Max	x Min Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.5	5.0	
t <sub>S</sub> (L)	P <sub>n</sub> to PL	4.5	5.0	ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0	2.0	115
t <sub>H</sub> (L)	P <sub>n</sub> to PL	2.0	2.0	
t <sub>W</sub> (L)	PL Pulse Width, LOW	6.0	6.0	ns
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub>	5.0	5.0	
	Pulse Width, LOW	5.0	5.0	ns
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub>			
	Pulse Width, LOW	10.0	10.0	ns
	(Change of Direction)			
t <sub>W</sub> (H)	MR Pulse Width, HIGH	6.0	6.0	ns
t <sub>REC</sub>	Recovery Time	6.0	6.0	
	PL to CP <sub>U</sub> or CP <sub>D</sub>	0.0	0.0	ns
t <sub>REC</sub>	Recovery Time	4.0	4.0	ns
	MR to CP <sub>U</sub> or CP <sub>D</sub>	4.0	4.0	ns




www.fairchildsemi.com

6



www.fairchildsemi.com

7



Downloaded from Elcodis.com electronic components distributor