## Features

- Six High-side and Six Low-side Drivers
- Outputs Freely Configurable as Switch, Half Bridge or H-bridge
- Capable to Switch All Kinds of Loads Such as DC Motors, Bulbs, Resistors, Capacitors and Inductors
- 0.6A Continuous Current Per Switch
- Low-side: $\mathrm{R}_{\mathrm{DSon}}<1.5 \Omega$ Versus Total Temperature Range
- High-side: $R_{D S o n}<2.0 \Omega$ Versus Total Temperature Range
- Very Low Quiescent Current $\mathrm{I}_{\mathrm{S}}<\mathbf{2 0} \boldsymbol{\mu \mathrm { A }}$ in Standby Mode
- Outputs Short-circuit Protected
- Overtemperature Prewarning and Protection
- Under- and Overvoltage Protection
- Various Diagnosis Functions Such as Shorted Output, Open Load, Overtemperature and Power Supply Fail
- Serial Data Interface
- Daisy Chaining Possible
- SO28 Power Package


## 1. Description

The U6815BM is a fully protected driver interface designed in $0.8-\mu \mathrm{m}$ BCDMOS technology. It is used to control up to 12 different loads by a microcontroller in automotive and industrial applications.

Each of the 6 high-side and 6 low-side drivers is capable to drive currents up to 600 mA . The drivers are freely configurable and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors and inductors can be combined. The IC design especially supports the applications of H -bridges to drive DC motors.

Protection is guaranteed in terms of short-circuit conditions, overtemperature, underand overvoltage. Various diagnostic functions and a very low quiescent current in standby mode enable a wide range of applications. Automotive qualification referring to conducted interferences, EMC protection and 2-kV ESD protection gives added value and enhanced quality for the strict automotive requirements.

Figure 1-1. Block Diagram


## 2. Pin Configuration

Figure 2-1. Pinning SO28


Table 2-1. Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | LS5 | Low-side driver output 5, power-MOS open drain with internal reverse diode, overvoltage protection by <br> active zenering, short-circuit protection, diagnosis for short and open load |
| 2 | HS5 | High-side driver output 5, power-MOS open drain with internal reverse diode, overvoltage protection by <br> active zenering, short-circuit protection, diagnosis for short and open load |
| 3 | HS4 | High-side driver output 4 (see pin 2) |
| 4 | LS4 | Low-side driver output 4 (see pin 1) |
| 5 | VS | Power supply output stages HS4, HS5, HS6, internal supply; external connection to pin 10 necessary |
| $6,7,8,9$ | GND | Ground, reference potential, internal connection to pin 20 to 23, cooling tab |
| 10 | VS | Power supply output stages HS1, HS2 and HS3 |
| 11 | LS3 | Low-side driver output 3 (see pin 1) |
| 12 | HS3 | High-side driver output 3 (see pin 2) |
| 13 | HS2 | High-side driver output 2 (see pin 2) |
| 14 | LS2 | Low-side driver output 2 (see pin 1) |
| 15 | HS1 | High-side driver output 1 (see pin 2) |
| 16 | LS1 | Low-side driver output 1 (see pin 1) |
| 17 | INH | Inhibit input, 5-V logic input with internal pull down, low = standby, high = normal operating |
| 18 | DO | Serial data output, 5 -V CMOS logic level tristate output for output (status) register data, sends 16-bit <br> status information to the microcontroller (LSB is transferred first). Output will remain tristated unless <br> device is selected by CS $=$ low, therefore, several ICs can operate on one data output line only. |
| 19 | VCC | Logic supply voltage (5V) |
| $20,21,22,23$ | GND | Ground (see pins 6 to 9) |
| 24 | CS | Chip select input, 5 - CMOS logic level input with internal pull up, low = serial communication is <br> enabled, high = disabled |
| 25 | CLK | Serial clock input, 5-V CMOS logic level input with internal pull down, controls serial data input <br> interface and internal shift register (f fax $=2$ MHz) |
| 26 | DI | Serial data input, 5-V CMOS logic level input with internal pull down, receives serial data from the <br> control device, DI expects a 16-bit control word with LSB being transferred first |
| 27 | LS6 | Low-side driver output 6 (see pin 1) |
| 28 | HS6 | High-side driver output 6 (see pin 2) |

## 3. Functional Description

### 3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and are accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, Pin DO is in tristate condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit $0, T P$ ) is transferred first.

Figure 3-1. Data Transfer


Table 3-1. Input Data Protocol

| Bit | Input Register | Function |
| :---: | :---: | :--- |
| 0 | SRR | Status register reset (high = reset; the bits PSF, SCD and overtemperature shutdown in the output <br> data register are set to low) |
| 1 | LS1 | Controls output LS1 (high = switch output LS1 on) |
| 2 | HS1 | Controls output HS1 (high = switch output HS1 on) |
| 3 | LS2 | See LS1 |
| 4 | HS2 | See HS1 |
| 5 | LS3 | See LS1 |
| 6 | HS3 | See HS1 |
| 7 | LS4 | See LS1 |
| 8 | HS4 | See HS1 |
| 9 | LS5 | See LS1 |
| 10 | HS5 | See HS1 |
| 11 | LS6 | See LS1 |
| 12 | HS6 | See HS1 |
| 13 | OLD | Open load detection (low = on) |
| 14 | SCT | Programmable time delay for short circuit and overvoltage shutdown (short circuit shutdown delay <br> high/low $=100$ ms/12.5 ms, overvoltage shutdown delay high/low $=15$ ms/3.5 ms |
| 15 | SI | Software inhibit; low = standby, high = normal operation <br> (data transfer is not affected by standby function because the digital part is still powered) |

After power-on reset, the input register has the following status:
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline \begin{array}{c}\text { Bit 15 } \\ \text { (SI) }\end{array} & \begin{array}{c}\text { Bit 14 } \\ \text { (SCT) }\end{array} & \begin{array}{c}\text { Bit 13 } \\ \text { (OLD) }\end{array} & \begin{array}{c}\text { Bit 12 } \\ \text { (HS6) }\end{array} & \begin{array}{c}\text { Bit 11 } \\ \text { (LS6) }\end{array} & \begin{array}{c}\text { Bit 10 } \\ \text { (HS5) }\end{array} & \begin{array}{c}\text { Bit 9 } \\ \text { (LS5) }\end{array} & \begin{array}{c}\text { Bit 8 } \\ \text { (HS4) }\end{array} & \begin{array}{c}\text { Bit 7 } \\ \text { (LS4) }\end{array} & \begin{array}{c}\text { Bit 6 } \\ \text { (HS3) }\end{array} & \begin{array}{c}\text { Bit 5 } \\ \text { (LS3) }\end{array} & \begin{array}{c}\text { Bit 4 } \\ \text { (HS2) }\end{array} & \begin{array}{c}\text { Bit 3 } \\ \text { (LS2) }\end{array} & \begin{array}{c}\text { Bit 2 } \\ \text { (HS1) }\end{array} & \begin{array}{c}\text { Bit 1 } \\ \text { (LS1) }\end{array} \\ \hline \mathrm{H} & \mathrm{H} & \mathrm{H} & \mathrm{L} & \mathrm{L} \\ \text { (SRR) 0 }\end{array}\right]$

Table 3-2. Output Data Protocol

| Bit | Output (Status) Register | Function |
| :---: | :---: | :--- |
| 0 | TP | Temperature prewarning: high = warning (overtemperature shut down) ${ }^{(1)}$ |
| 1 | Status LS1 | Normal operation: high = output is on, low = output is off <br> Open-load detection: high = open load, low = no open load (correct load condition is detected <br> if the corresponding output is switched off) |
| 2 | Status HS1 | Normal operation: high = output is on, low = output is off <br> Open-load detection: high = open load, low = no open load (correct load condition is detected <br> if the corresponding output is switched off) |
| 3 | Status LS2 | Description see LS1 |
| 4 | Status HS2 | Description see HS1 |
| 5 | Status LS3 | Description see LS1 |
| 6 | Status HS3 | Description see HS1 |
| 7 | Status LS4 | Description see LS1 |
| 8 | Status HS4 | Description see HS1 |
| 9 | Status LS5 | Description see LS1 |
| 10 | Status HS5 | Description see HS1 |
| 11 | Status LS6 | Description see LS1 |
| 12 | Status HS6 | Description see HS1 |
| 13 | SCD | Short circuit detected: set high, when at least one output is switched off by a short circuit <br> condition |
| 14 | INH | Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (pin 17). <br> High = standby, low = normal operation |
| 15 | PSF | Power supply fail: over- or undervoltage at pin VS detected |

Note: 1. Bit 0 to $15=$ high: overtemperature shutdown

## 4. Power Supply Fail

In case of over-/undervoltage at pin VS, an internal timer is started. When the overvoltage delay time ( $\mathrm{t}_{\mathrm{dOv}}$ ) programmed by the SCT Bit, or the undervoltage delay time ( $\mathrm{t}_{\mathrm{dUv}}$ ) is reached, the power supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are enabled immediately. The PSF bit remains high until it is reset by the SRR bit in the input register.

## 5. Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current $\mathrm{I}_{\mathrm{HS1-6}}$, $\mathrm{I}_{\mathrm{LS} 1-6}$ ). If $\mathrm{V}_{\mathrm{VS}}-\mathrm{V}_{\mathrm{HS} 1-6}$ or $\mathrm{V}_{\text {LS1-6 }}$ is lower than the open-load detection threshold (open-load condition) the corresponding bit of the output in the output register is set to high. Switching on an output stage with OLD bit set to low disables the open-load function for this output.

## 6. Overtemperature Protection

If the junction temperature exceeds the thermal prewarning threshold, $\mathrm{T}_{\mathrm{jPW}}$ set, the temperature prewarning bit (TP) in the output register is set. When temperature falls below the thermal prewarning threshold $\mathrm{T}_{\mathrm{jPW}}$ reset, , the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word: with CS = high to low, the state of TP appears at Pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of input and output registers.

If the junction temperature exceeds the thermal shutdown threshold $\mathrm{T}_{\mathrm{j} \text { switch off }}$, the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $\mathrm{T}_{\mathrm{j} \text { switch on }}$, and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis.

## 7. Short-circuit Protection

The output currents are limited by a current regulator. Current limitation takes place when the over-current limitation and shutdown threshold ( $I_{\text {HS1-6 }}, I_{\text {LS1-6 }}$ ) are reached. Simultaneously, an internal timer is started. The shorted output is disabled when during a permanent short the delay time ( $\mathrm{t}_{\mathrm{dSd}}$ ) programmed by the Short-Circuit Timer (SCT) bit is reached. Additionally, the ShortCircuit Detection (SCD) bit is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled immediately and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled.

### 7.1 Inhibit

There are two ways to inhibit the U6815BM:

1. Set bit SI in the input register to zero
2. Switch Pin 17 (INH) to OV

In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit $\mathrm{SI}=1$ or by pin 17 (INH) switched back to 5 V .

## 8. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
All values refer to GND pins.

| Parameters | Pins | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | 5,10 | $\mathrm{V}_{\mathrm{vs}}$ | -0.3 to +40 | V |
| Supply voltage, $\mathrm{t}<0.5 \mathrm{~s}$; $\mathrm{I}_{\text {S }}>-2 \mathrm{~A}$ | 5, 10 | $\mathrm{V}_{\mathrm{vs}}$ | -1 | V |
| Supply voltage difference | $\left\|\mathrm{V}_{\text {S_Pin5 }}-\mathrm{V}_{\text {S_Pin10 }}\right\|$ | $\Delta \mathrm{V}_{\text {vs }}$ | 150 | mV |
| Supply current | 5,10 | $\mathrm{I}_{\mathrm{vs}}$ | 1.4 | A |
| Supply current, t < 200 ms | 5, 10 | $\mathrm{I}_{\text {vs }}$ | 2.6 | A |
| Logic supply voltage | 19 | $\mathrm{V}_{\mathrm{Vcc}}$ | -0.3 to +7 | V |
| Input voltage | 17 | $\mathrm{V}_{\text {INH }}$ | -0.3 to +17 | V |
| Logic input voltage | 24 to 26 | $\mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\mathrm{CLK}}, \mathrm{V}_{\mathrm{CS}}$ | -0.3 to $\mathrm{V}_{\mathrm{vcc}}+0.3$ | V |
| Logic output voltage | 18 | $\mathrm{V}_{\mathrm{DO}}$ | -0.3 to $\mathrm{V}_{\mathrm{vcc}}+0.3$ | V |
| Input current | 17, 24 to 26 | $\mathrm{I}_{\mathrm{INH},} \mathrm{I}_{\mathrm{II},} \mathrm{I}_{\mathrm{CLK}}, \mathrm{I}_{\mathrm{CS}}$ | -10 to +10 | mA |
| Output current | 18 | $\mathrm{I}_{\mathrm{DO}}$ | -10 to +10 | mA |
| Output current | 1 to 4, 11 to 16 | $\mathrm{I}_{\text {LS } 1 \text { to }} \mathrm{I}_{\text {LS6 }}$ | Internally limited (see output specification) | mA |
|  | 27, 28 | $\mathrm{I}_{\mathrm{HS} 1 \text { to }} \mathrm{I}_{\mathrm{HS} 6}$ |  | mA |
| Reverse conducting current ( $\mathrm{t}_{\text {pulse }}=150 \mu \mathrm{~s}$ ) | $2,3,12,13,15$, 28 towards 5, 10 | $\mathrm{I}_{\mathrm{HS} 1 \text { to }} \mathrm{I}_{\mathrm{HS6}}$ | 17 | A |
| Junction temperature range |  | $\mathrm{T}_{\mathrm{j}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## 9. Thermal Resistance

All values refer to GND pins

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Junction - pin, measured to GND, Pins 6 to 9 and 20 to 23 | $\mathrm{R}_{\text {thJP }}$ | 25 | K/W |
| Junction ambient | $\mathrm{R}_{\text {thJA }}$ | 65 | K/W |

## 10. Operating Range

## All values refer to GND pins

| Parameters | Pins | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | 5,10 | $\mathrm{~V}_{\mathrm{VS}}$ | $\mathrm{V}_{\mathrm{UV}}{ }^{(1)}$ |  | $40^{(2)}$ | V |
| Logic supply voltage | 19 | $\mathrm{~V}_{\mathrm{VCC}}$ | 4.5 | 5 | 5.5 | V |
| Logic input voltage | 17,24 <br> to 26 | $\mathrm{V}_{\mathrm{INH}}, \mathrm{V}_{\mathrm{DI}}$, <br> $\mathrm{V}_{\mathrm{CLK}}, \mathrm{V}_{\mathrm{CS}}$ | -0.3 |  | $\mathrm{~V}_{\mathrm{VCC}}$ | V |
| Serial interface clock frequency | 25 | $\mathrm{f}_{\mathrm{CLK}}$ |  |  | 2 | MHz |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | -40 |  | +150 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Threshold for undervoltage detection
2. Output disabled for $\mathrm{V}_{\mathrm{Vs}}>\mathrm{V}_{\mathrm{OV}}$ (threshold for overvoltage detection)
11. Noise and Surge Immunity

| Parameters | Test Conditions | Value |
| :--- | :--- | :---: |
| Conducted interferences | ISO 7637-1 | level 4 ${ }^{(1)}$ |
| Interference suppression | VDE 0879 Part 2 | level 5 |
| ESD (human body model) | MIL-STD-883D Method 3015.7 | 2 kV |
| ESD (machine model) | EOS/ESD - S 5.2 | 150 V |

Note: 1. Test pulse 5: $\mathrm{V}_{\text {Smax }}=40 \mathrm{~V}$

## 12. Electrical Characteristics

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<40 \mathrm{~V} ; 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}$; INH $=$ High; $-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| Parameters | Test Conditions/Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Consumption |  |  |  |  |  |  |
| Quiescent current ( $\mathrm{V}_{\mathrm{S}}$ ) | $\mathrm{V}_{\mathrm{vs}}<16 \mathrm{~V} \text {, INH or bit } \mathrm{SI}=\text { low }$ $\text { Pins 5, } 10$ | $\mathrm{I}_{\text {vs }}$ |  |  | 40 | $\mu \mathrm{A}$ |
| Quiescent current ( $\mathrm{V}_{\mathrm{CC}}$ ) | $\begin{aligned} & 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}, \\ & \text { INH or bit SI }=\text { low, pin } 19 \end{aligned}$ | $\mathrm{I}_{\mathrm{VCC}}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Supply current $\left(\mathrm{V}_{\mathrm{S}}\right)$ normal operating | $\mathrm{V}_{\mathrm{Vs}}<16 \mathrm{~V} \text {, pins } 5,10$ <br> all output stages off | $I_{\text {vs }}$ |  | 0.8 | 1.2 | mA |
|  | All output stages on, no load | $\mathrm{I}_{\mathrm{vs}}$ |  |  | 10 | mA |
| Supply current ( $\mathrm{V}_{\mathrm{CC}}$ ) | $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}$, normal operating, pin 19 | $\mathrm{I}_{\mathrm{VCC}}$ |  |  | 150 | $\mu \mathrm{A}$ |
| Internal Oscillator Frequency |  |  |  |  |  |  |
| Frequency (time-base for delay timers) |  | $\mathrm{f}_{\text {OSC }}$ | 19 |  | 45 | kHz |
| Over- and Undervoltage Detection, Power-on Reset |  |  |  |  |  |  |
| Power-on reset threshold | Pin 19 | $\mathrm{V}_{\mathrm{Vcc}}$ | 3.4 | 3.9 | 4.4 | V |
| Power-on reset delay time | After switching on $\mathrm{V}_{\mathrm{Vcc}}$ | $\mathrm{t}_{\text {dPor }}$ | 30 | 95 | 160 | $\mu \mathrm{s}$ |
| Undervoltage detection threshold | Pins 5, 10 | $\mathrm{V}_{\text {UV }}$ | 5.5 |  | 7.0 | V |
| Undervoltage detection hysteresis | Pins 5, 10 | $\Delta \mathrm{V}_{\text {UV }}$ |  | 0.4 |  | V |
| Undervoltage detection delay |  | $\mathrm{t}_{\mathrm{dUV}}$ | 7 |  | 21 | ms |
| Overvoltage detection threshold | Pins 5, 10 | $\mathrm{V}_{\text {OV }}$ | 18 |  | 22.5 | V |
| Overvoltage detection hysteresis | Pins 5, 10 | $\Delta \mathrm{V}_{\text {OV }}$ |  | 1 |  | V |
| Overvoltage detection delay | Input register, Bit 14 (SCT) = high | $\mathrm{t}_{\mathrm{dov}}$ | 7 |  | 21 | ms |
| Overvoltage detection delay | Input register, Bit 14 (SCT) = low | $\mathrm{t}_{\mathrm{dov}}$ | 1.75 |  | 5.25 | ms |
| Thermal Prewarning and Shutdown |  |  |  |  |  |  |
| Thermal prewarning, set |  | $\mathrm{T}_{\text {jPWset }}$ | 125 | 145 | 165 | ${ }^{\circ} \mathrm{C}$ |
| Thermal prewarning, reset |  | $\mathrm{T}_{\text {jPW }}$ reset | 105 | 125 | 145 | ${ }^{\circ} \mathrm{C}$ |
| Thermal prewarning hysteresis |  | $\Delta \mathrm{T}_{\text {jPW }}$ |  | 20 |  | K |
| Thermal shutdown, off |  | $\mathrm{T}_{\mathrm{j} \text { switch off }}$ | 150 | 170 | 190 | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown, on |  | $\mathrm{T}_{\mathrm{j} \text { switch on }}$ | 130 | 150 | 170 | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown hysteresis |  | $\Delta \mathrm{T}_{\mathrm{j} \text { switch off }}$ |  | 20 |  | K |

Notes: 1. Only valid for version U6815BM-N.
2. Delay time between rising edge of CS after data transmission and switch-on output stages to $90 \%$ of final level.

## 12. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<40 \mathrm{~V} ; 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}$; INH = High; $-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| Parameters | Test Conditions/Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ratio thermal shutdown, off/thermal prewarning, set |  | $\mathrm{T}_{\mathrm{j} \text { switch off/ }}$ $\mathrm{T}_{\mathrm{jPW}}$ set | 1.05 | 1.17 |  |  |
| Ratio thermal shutdown, on/thermal prewarning, reset |  | $\mathrm{T}_{\mathrm{j} \text { switch on/ }}$ $\mathrm{T}_{\mathrm{jPW}}$ reset | 1.05 | 1.2 |  |  |
| Output Specification (LS1 to LS6, HS1 to HS6), 7.5V $<\mathrm{V}_{\text {vs }}<\mathrm{V}_{\text {OV }}$ |  |  |  |  |  |  |
| On resistance, low | $\mathrm{I}_{\mathrm{Out}}=600 \mathrm{~mA},$ <br> Pins 1, 4, 11, 14, 16 and 27 | $\mathrm{R}_{\text {DS On } \mathrm{L}}$ |  |  | 1.5 | $\Omega$ |
| On resistance, high | $\mathrm{I}_{\mathrm{Out}}=-600 \mathrm{~mA},$ <br> Pins 2, 3, 12, 13, 15 and 28 | $\mathrm{R}_{\text {DS OnH }}$ |  |  | 2.0 | $\Omega$ |
| Output clamping voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{LS1-6}}=50 \mathrm{~mA}, \\ & \text { Pins } 1,4,11,14,16,27 \end{aligned}$ | $\mathrm{V}_{\text {LS1-6 }}$ | 40 |  | 60 | V |
| Output leakage current | $\mathrm{V}_{\mathrm{LS1} 1-6}=40 \mathrm{~V}$, all output stages off, Pins 1, 4, 11, 14, 16 and 27 | $\mathrm{I}_{\text {LS1-6 }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {HS1-6 }}=0 \mathrm{~V}$, all output stages off, Pins 2, 3, 12, 13, 15 and 28 | $\mathrm{I}_{\text {HS1-6 }}$ | -10 |  |  | $\mu \mathrm{A}$ |
| Inductive shutdown energy ${ }^{(1)}$ | Pins 1-4, 11-16, 27 and 28 | $\mathrm{W}_{\text {outx }}$ |  |  | 15 | mJ |
| Output voltage edge steepness | Pins 1-4, 11-16, 27 and 28 | $\begin{aligned} & \mathrm{dV}_{\mathrm{LS} 1-6} / \mathrm{dt} \\ & \mathrm{dV}_{\mathrm{HS} 1-6} / \mathrm{dt} \end{aligned}$ | 50 | 200 | 400 | $\begin{gathered} \mathrm{mV} / \mu \\ \mathrm{s} \end{gathered}$ |
| Overcurrent limitation and shutdown threshold | Pins 1, 4, 11, 14, 16 and 27 | $\mathrm{I}_{\text {LS1-6 }}$ | 650 | 950 | 1250 | mA |
|  | Pins 2, 3, 12, 13,15 and 28 | $\mathrm{I}_{\mathrm{HS1-6}}$ | -1250 | -950 | -650 | mA |
| Overcurrent shutdown delay time | Input register, bit $14(\mathrm{SCT})=$ high | $\mathrm{t}_{\mathrm{dSd}}$ | 70 | 100 | 140 | ms |
|  | Input register, bit 14 (SCT) = low | $\mathrm{t}_{\mathrm{dSd}}$ | 8.75 |  | 17.5 | ms |
| Open load detection current | Input register, bit 13 (OLD) = low, output off, pins 1, 4, 11, 14, 16, 27 | $\mathrm{I}_{\text {LS1-6 }}$ | 60 |  | 200 | $\mu \mathrm{A}$ |
|  | Input register, bit 13 (OLD) = low, output off, pins 2, 3, 12, 13, 15, 28 | $\mathrm{I}_{\text {HS1-6 }}$ | -150 |  | -30 | $\mu \mathrm{A}$ |
| Open load detection current ratio |  | $\begin{aligned} & \mathrm{I}_{\mathrm{LS} 1-6 /} \\ & \mathrm{I}_{\mathrm{HS} 1-6} \end{aligned}$ | 1.2 |  |  |  |
| Open load detection threshold | Input register, bit 13 (OLD) = low, output off, pins 1, 4, 11, 14, 16, 27 | $\mathrm{V}_{\text {LS1-6 }}$ | 0.6 |  | 4 | V |
|  | Input register, bit 13 (OLD) = low, output off, pins $2,3,12,13,15,28$ | $\begin{aligned} & \mathrm{V}_{\mathrm{VS}-} \\ & \mathrm{V}_{\mathrm{HS} 1-6} \end{aligned}$ | 0.6 |  | 4 | V |
| Output switch on delay ${ }^{(2)}$ | $\mathrm{R}_{\text {Load }}=1 \mathrm{k} \Omega$ | $\mathrm{t}_{\text {don }}$ |  |  | 0.5 | ms |
|  | $\mathrm{R}_{\text {Load }}=1 \mathrm{k} \Omega$ | $\mathrm{t}_{\text {doff }}$ |  |  | 1 | ms |
| Inhibit Input |  |  |  |  |  |  |
| Input voltage low level threshold | Pin 17 | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.3 \times \\ & V_{\mathrm{Vcc}} \end{aligned}$ |  |  | V |
| Input voltage high level threshold | Pin 17 | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 \times \\ & V_{\mathrm{vcc}} \end{aligned}$ | V |
| Hysteresis of input voltage | Pin 17 | $\Delta V_{\text {I }}$ | 100 |  | 700 | mV |
| Pull-down current | $\mathrm{V}_{\text {INH }}=\mathrm{V}_{\mathrm{VCC},}$, pin 17 | $\mathrm{I}_{\text {PD }}$ | 10 |  | 80 | $\mu \mathrm{A}$ |

Notes: 1. Only valid for version U6815BM-N.
2. Delay time between rising edge of CS after data transmission and switch-on output stages to $90 \%$ of final level.

## 12. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<40 \mathrm{~V} ; 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}$; $\mathrm{INH}=$ High; $-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| Parameters | Test Conditions/Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Interface - Logic Inputs (DI, CLK, CS) |  |  |  |  |  |  |
| Input voltage low level threshold | Pins 24 to 26 | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.3 \times \\ & \mathrm{V}_{\mathrm{vcc}} \end{aligned}$ |  |  | V |
| Input voltage high level threshold | Pins 24 to 26 | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 \times \\ & \mathrm{V}_{\mathrm{Vcc}} \end{aligned}$ | V |
| Hysteresis of input voltage | Pins 24 to 26 | $\Delta V_{\text {I }}$ | 50 |  | 500 | mV |
| Pull-down current, Pins DI and CLK | $\mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\mathrm{CLK}}=\mathrm{V}_{\mathrm{VCC},}$, pins 25, 26 | $\mathrm{I}_{\text {PDSI }}$ | 2 |  | 50 | $\mu \mathrm{A}$ |
| Pull-up current Pin CS | $\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}$, pin 24 | $\mathrm{I}_{\text {PUSI }}$ | -50 |  | -2 | $\mu \mathrm{A}$ |
| Serial Interface - Logic Output (DO) |  |  |  |  |  |  |
| Output voltage low level | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}, \mathrm{pin} 18$ | $\mathrm{V}_{\text {DOL }}$ |  |  | 0.5 | V |
| Output voltage high level | $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, pin 18 | $\mathrm{V}_{\text {DOH }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{vcc}}- \\ 1 \mathrm{~V} \end{gathered}$ |  |  | V |
| Leakage current (tristate) | $\mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{Vcc},} 0 \mathrm{~V}<\mathrm{V}_{\mathrm{DO}}<\mathrm{V}_{\mathrm{Vcc},}$, pin 18 | $\mathrm{I}_{\mathrm{DO}}$ | -10 |  | 10 | mA |

Notes: 1. Only valid for version U6815BM-N.
2. Delay time between rising edge of CS after data transmission and switch-on output stages to $90 \%$ of final level.

## 13. Serial Interface - Timing

| Parameters | Test Conditions | Timing Chart No. ${ }^{(1)}$ | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DO enable after CS falling edge | $C_{\text {DO }}=100 \mathrm{pF}$ | 1 | $\mathrm{t}_{\text {ENDO }}$ |  |  | 200 | ns |
| DO disable after CS rising edge | $C_{\text {DO }}=100 \mathrm{pF}$ | 2 | $t_{\text {DISDO }}$ |  |  | 200 | ns |
| DO fall time | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | - | $\mathrm{t}_{\text {DOf }}$ |  |  | 100 | ns |
| DO rise time | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | - | $\mathrm{t}_{\text {DOr }}$ |  |  | 100 | ns |
| DO valid time | $C_{\text {DO }}=100 \mathrm{pF}$ | 10 | $t_{\text {DOVal }}$ |  |  | 200 | ns |
| CS setup time |  | 4 | $\mathrm{t}_{\text {CSSethl }}$ | 225 |  |  | ns |
| CS setup time | $\mathrm{V}_{\mathrm{DO}}<0.2 \times \mathrm{V}_{\mathrm{VCC}}$ | 8 | $\mathrm{t}_{\text {CSSeth }}$ | 225 |  |  | ns |
| CS high time | Input register, Bit 14 (SCT) = high | 9 | $\mathrm{t}_{\mathrm{CSh}}$ | 140 |  |  | ns |
|  | Input register, Bit 14 (SCT) = low | 9 | $\mathrm{t}_{\mathrm{CSh}}$ | 17.5 |  |  | ns |
| CLK high time |  | 5 | $\mathrm{t}_{\text {CLKh }}$ | 225 |  |  | ns |
| CLK low time |  | 6 | $\mathrm{t}_{\text {CLKI }}$ | 225 |  |  | ns |
| CLK period time |  | - | $\mathrm{t}_{\text {CLKp }}$ | 500 |  |  | ns |
| CLK setup time |  | 7 | $\mathrm{t}_{\text {CLKSethl }}$ | 225 |  |  | ns |
| CLK setup time |  | 3 | $\mathrm{t}_{\text {CLKSeth }}$ | 225 |  |  | ns |
| DI setup time |  | 11 | $t_{\text {Dlset }}$ | 40 |  |  | ns |
| DI hold time |  | 12 | $\mathrm{t}_{\text {DIHold }}$ | 40 |  |  | ns |

Note: 1. see Figure $13-1$ on page 11

Figure 13-1. Serial Interface Timing Diagram with Chart Numbers




Inputs DI, CLK, CS: High level $=0.7 \times \mathrm{V}_{\mathrm{CC}}$, Low level $=0.3 \times \mathrm{V}_{\mathrm{CC}}$
Output DO: High level $=0.8 \times \mathrm{V}_{\mathrm{CC}}$, Low level $=0.2 \times \mathrm{V}_{\mathrm{CC}}$
For chart numbers, see Table "Serial Interface - Timing" on page 10.

Figure 13-2. Application Circuit


## 14. Application Notes

It is strongly recommended to connect the blocking capacitors at $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{S}}$ as close as possible to the power supply and GND pins.

Recommended value for capacitors at $\mathrm{V}_{\mathrm{S}}$ :
Electrolythic capacitor $\mathrm{C}>22 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse conducting current $\mathrm{I}_{\mathrm{HSx}}$ (see table Absolute Maximum Ratings).

Recommended value for capacitors at $\mathrm{V}_{\mathrm{CC}}$ :
Electrolythic capacitor $\mathrm{C}>10 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$. To reduce thermal resistance, it is recommended to place cooling areas on the PCB as close as possible to the GND pins.

## 15. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| U6815BM-NFLY | SO28 | Tubed, Pb-free |
| U6815BM-NFLG3Y | SO28 | Taped and reeled, Pb-free |

## 16. Package Information



## 17. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History |
| :--- | :--- |
| 4545C-BCD-09/05 | • Put datasheet in a new template <br> - Pb-free logo on page 1 added <br> • New heading rows on Table "Absolute Maximum Ratings" on page 7added <br> • Table "Ordering Information" on page 13 changed |

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

Europe<br>Atmel Sarl<br>Route des Arsenaux 41<br>Case Postale 80<br>$\mathrm{CH}-1705$ Fribourg<br>Switzerland<br>Tel: (41) 26-426-5555<br>Fax: (41) 26-426-5500

Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314

## Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, Everywhere You Are ${ }^{\circledR}$ and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

