

# MC145026, MC145027, MC145028

Encoder and Decoder Pairs  
CMOS

## 1 Introduction


These devices are designed to be used as encoder/decoder pairs in remote control applications.

The MC145026 encodes nine lines of information and serially sends this information upon receipt of a transmit enable ( $\overline{TE}$ ) signal. The nine lines may be encoded with trinary data (low, high, or open) or binary data (low or high). The words are transmitted twice per encoding sequence to increase security.


The MC145027 decoder receives the serial stream and interprets five of the trinary digits as an address code. Thus, 243 addresses are possible. If binary data is used at the encoder, 32 addresses are possible. The remaining serial information is interpreted as four bits of binary data. The valid transmission (VT) output goes high on the MC145027 when two conditions are met. First, two addresses must be consecutively received (in one encoding sequence) which both match the local address. Second, the 4 bits of data must match the last valid data received. The active VT indicates that the information at the Data output pins has been updated.

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.  
© Freescale Semiconductor, Inc., 2005. All rights reserved.


# MC145026, MC145027 MC145028



P Suffix  
Plastic DIP  
Case 648



D Suffix  
SOG Package  
Case 751B



DW Suffix  
SOG Package  
Case 751G

### Ordering Information

Device	Package
MC145026P	Plastic DIP
MC145026D	SOG Package
MC145027P	Plastic DIP
MC145027DW	SOG Package
MC145028P	Plastic DIP
MC145028DW	SOG Package

### Contents

1 Introduction	1
2 Electrical Specifications	4
3 Operating Characteristics	8
4 Pin Descriptions	9
5 MC145027 and MC145028 Timing	16
6 Package Dimensions	18

## Introduction

The MC145028 decoder treats all nine trinary digits as an address which allows 19,683 codes. If binary data is encoded, 512 codes are possible. The VT output goes high on the MC145028 when two addresses are consecutively received (in one encoding sequence) which both match the local address.

- Operating Temperature Range: - 40 to + 85°C
- Very-Low Standby Current for the Encoder: 300 nA Maximum @ 25°C
- Interfaces with RF, Ultrasonic, or Infrared Modulators and Demodulators
- RC Oscillator, No Crystal Required
- High External Component Tolerance; Can Use  $\pm 5\%$  Components
- Internal Power-On Reset Forces All Decoder Outputs Low
- Operating Voltage Range:

MC145026 = 2.5 to 18 V

MC145027, MC145028 = 4.5 to 18 V




Figure 1. Pin Assignments




Figure 2. MC145026 Encoder Block Diagram





Figure 3. MC145027 Decoder Block Diagram



### Figure 4. MC145028 Decoder Block Diagram

## 2 Electrical Specifications

**Table 1. Maximum Ratings\*** (Voltages Referenced to  $V_{SS}$ )

Ratings	Symbol	Value	Unit
DC Supply Voltage	$V_{DD}$	- 0.5 to + 18	V
DC Input Voltage	$V_{in}$	- 0.5 to $V_{DD} + 0.5$	V
DC Output Voltage	$V_{out}$	- 0.5 to $V_{DD} + 0.5$	V
DC Input Current, per Pin	$I_{in}$	$\pm 10$	mA
DC Output Current, per Pin	$I_{out}$	$\pm 10$	mA
Power Dissipation, per Package	$P_D$	500	mW
Storage Temperature	$T_{stg}$	- 65 to + 150	°C
Lead Temperature, 1 mm from Case for 10 Seconds	$T_L$	260	°C

\* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $VSS \leq (V_{in} \text{ or } V_{out}) \leq VDD$ .

**Table 2. Electrical Characteristics - MC145026<sup>1</sup>, MC145027, and MC145028**  
(Voltage Referenced to V<sub>SS</sub>)

Symbol	Characteristic	V <sub>DD</sub> V	Guaranteed Limit						Unit
			- 40°C		25°C		85°C		
			Min	Max	Min	Max	Min	Max	
V <sub>OL</sub>	Low-Level Output Voltage (V <sub>in</sub> = V <sub>DD</sub> or 0)	5.0	-	0.05	-	0.05	-	0.05	V
		10	-	0.05	-	0.05	-	0.05	
		15	-	0.05	-	0.05	-	0.05	
V <sub>OH</sub>	High-Level Output Voltage (V <sub>in</sub> = 0 or V <sub>DD</sub> )	5.0	4.95	-	4.95	-	4.95	-	V
		10	9.95	-	9.95	-	9.95	-	
		15	14.95	-	14.95	-	14.95	-	
V <sub>IL</sub>	Low-Level Input Voltage (V <sub>out</sub> = 4.5 or 0.5 V) (V <sub>out</sub> = 9.0 or 1.0 V) (V <sub>out</sub> = 13.5 or 1.5 V)	5.0	-	1.5	-	1.5	-	1.5	V
		10	-	3.0	-	3.0	-	3.0	
		15	-	4.0	-	4.0	-	4.0	
V <sub>IH</sub>	High-Level Input Voltage (V <sub>out</sub> = 0.5 or 4.5 V) (V <sub>out</sub> = 1.0 or 9.0 V) (V <sub>out</sub> = 1.5 or 13.5 V)	5.0	3.5	-	3.5	-	3.5	-	V
		10	7.0	-	7.0	-	7.0	-	
		15	11	-	11	-	11	-	
I <sub>OH</sub>	High-Level Output Current (V <sub>out</sub> = 2.5 V) (V <sub>out</sub> = 4.6 V) (V <sub>out</sub> = 9.5 V) (V <sub>out</sub> = 13.5 V)	5.0	- 2.5	-	- 2.1	-	- 1.7	-	mA
		5.0	- 0.52	-	- 0.44	-	- 0.36	-	
		10	- 1.3	-	- 1.1	-	- 0.9	-	
		15	- 3.6	-	- 3.0	-	- 2.4	-	
I <sub>OL</sub>	Low-Level Output Current (V <sub>out</sub> = 0.4 V) (V <sub>out</sub> = 0.5 V) (V <sub>out</sub> = 1.5 V)	5.0	0.52	-	0.44	-	0.36	-	mA
		10	1.3	-	1.1	-	0.9	-	
		15	3.6	-	3.0	-	2.4	-	
I <sub>in</sub>	Input Current - $\overline{TE}$ (MC145026, Pull-Up Device)	5.0	-	-	3.0	11	-	-	μA
		10	-	-	16	60	-	-	
		15	-	-	35	120	-	-	
I <sub>in</sub>	Input Current R <sub>S</sub> (MC145026), D <sub>in</sub> (MC145027, MC145028)	15	-	± 0.3	-	± 0.3	-	± 1.0	μA
I <sub>in</sub>	Input Current A1 - A5, A6/D6 - A9/D9 (MC145026), A1 - A5 (MC145027), A1 - A9 (MC145028)	5.0	-	-	-	± 110	-	-	μA
		10	-	-	-	± 500	-	-	
		15	-	-	-	± 1000	-	-	
C <sub>in</sub>	Input Capacitance (V <sub>in</sub> = 0)	-	-	-	-	7.5	-	-	pF
I <sub>DD</sub>	Quiescent Current - MC145026	5.0	-	-	-	0.1	-	-	μA
		10	-	-	-	0.2	-	-	
		15	-	-	-	0.3	-	-	
I <sub>DD</sub>	Quiescent Current - MC145027, MC145028	5.0	-	-	-	50	-	-	μA
		10	-	-	-	100	-	-	
		15	-	-	-	150	-	-	

<sup>1</sup> Also see next Electrical Characteristics table for 2.5 V specifications.

## Electrical Specifications

**Table 2. Electrical Characteristics - MC145026<sup>1</sup>, MC145027, and MC145028 (continued)**  
(Voltage Referenced to  $V_{SS}$ )

Symbol	Characteristic	V <sub>DD</sub> V	Guaranteed Limit						Unit
			- 40°C		25°C		85°C		
			Min	Max	Min	Max	Min	Max	
I <sub>dd</sub>	Dynamic Supply Current - MC145026 (f <sub>c</sub> = 20 kHz)	5.0	-	-	-	200	-	-	μA
		10	-	-	-	400	-	-	
		15	-	-	-	600	-	-	
I <sub>dd</sub>	Dynamic Supply Current - MC145027, MC145028 (f <sub>c</sub> = 20 kHz)	5.0	-	-	-	400	-	-	μA
		10	-	-	-	800	-	-	
		15	-	-	-	1200	-	-	

<sup>1</sup> Also see next Electrical Characteristics table for 2.5 V specifications.

**Table 3. Electrical Characteristics - MC145026** (Voltage Referenced to  $V_{SS}$ )

Symbol	Characteristic	V <sub>DD</sub> V	Guaranteed Limit						Unit
			- 40°C		25°C		85°C		
			Min	Max	Min	Max	Min	Max	
V <sub>OL</sub>	Low-Level Output Voltage (V <sub>in</sub> = 0 V or V <sub>DD</sub> )	2.5	-	0.05	-	0.05	-	0.05	V
V <sub>OH</sub>	High-Level Output Voltage (V <sub>in</sub> = 0 V or V <sub>DD</sub> )	2.5	2.45	-	2.45	-	2.45	-	V
V <sub>IL</sub>	Low-Level Input Voltage (V <sub>out</sub> = 0.5 V or 2.0 V)	2.5	-	0.3	-	0.3	-	0.3	V
V <sub>IH</sub>	High-Level Input Voltage (V <sub>out</sub> = 0.5 V or 2.0 V)	2.5	2.2	-	2.2	-	2.2	-	V
I <sub>OH</sub>	High-Level Output Current (V <sub>out</sub> = 1.25 V)	2.5	0.28	-	0.25	-	0.2	-	mA
I <sub>OL</sub>	Low-Level Output Current (V <sub>out</sub> = 0.4 V)	2.5	0.22	-	0.2	-	0.16	-	mA
I <sub>in</sub>	Input Current ( $\overline{TE}$ - Pull-Up Device)	2.5	-	-	0.09	1.8	-	-	μA
I <sub>in</sub>	Input Current (A1-A5, A6/D6-A9/D9)	2.5	-	-	-	± 25	-	-	μA
I <sub>DD</sub>	Quiescent Current	2.5	-	-	-	0.05	-	-	μA
I <sub>dd</sub>	Dynamic Supply Current (f <sub>c</sub> = 20 kHz)	2.5	-	-	-	40	-	-	μA

**Table 4. Switching Characteristics - MC145026<sup>1</sup>, MC145027, and MC145028** ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

Symbol	Characteristic	Figure No.	$V_{DD}$	Guaranteed Limit		Unit
				Min	Max	
$t_{TLH}, t_{THL}$	Output Transition Time	5, 9	5.0 10 15	- - -	200 100 80	ns
$t_r$	$D_{in}$ Rise Time - Decoders	6	5.0 10 15	- - -	15 15 15	$\mu\text{s}$
$t_f$	$D_{in}$ Fall Time - Decoders	6	5.0 10 15	- - -	15 5.0 4.0	$\mu\text{s}$
$f_{osc}$	Encoder Clock Frequency	7	5.0 10 15	0.001 0.001 0.001	2.0 5.0 10	MHz
$f$	Decoder Frequency - Referenced to Encoder Clock	13	5.0 10 15	1.0 1.0 1.0	240 410 450	kHz
$t_w$	$\overline{TE}$ Pulse Width - Encoders	8	5.0 10 15	65 30 20	- - -	ns

<sup>1</sup> Also see next Electrical Characteristics table for 2.5 V specifications.

**Table 5. Switching Characteristics - MC145026** ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

Symbol	Characteristic	Figure No.	$V_{DD}$	Guaranteed Limit		Unit
				Min	Max	
$t_{TLH}, t_{THL}$	Output Transition Time	5, 9	2.5	-	450	ns
$f_{osc}$	Encoder Clock Frequency	7	2.5	1.0	250	kHz
$t_w$	$\overline{TE}$ Pulse Width	8	2.5	1.5	-	$\mu\text{s}$




Figure 5. Output Transition Time




Figure 6.  $D_{in}$  Rise and Fall Time




Figure 7. Encoder Clock Frequency





Figure 8.  $\overline{TE}$  Pulse Width



\* Includes all probe and fixture capacitance.

Figure 9. Test Circuit

## 3 Operating Characteristics

### 3.1 MC145026

The encoder serially transmits trinary data as defined by the state of the A1 - A5 and A6/D6 - A9/D9 input pins. These pins may be in either of three states (low, high, or open) allowing 19,683 possible codes. The transmit sequence is initiated by a low level on the  $\overline{TE}$  input pin. Upon power-up, the MC145026 can continuously transmit as long as  $\overline{TE}$  remains low (also, the device can transmit two-word sequences by pulsing  $\overline{TE}$  low). However, no MC145026 application should be designed to rely upon the first data word transmitted immediately after power-up because this word may be invalid. Between the two data words, no signal is sent for three data periods (see Figure 11).

Each transmitted trinary digit is encoded into pulses (see Figure 12). A logic 0 (low) is encoded as two consecutive short pulses, a logic 1 (high) as two consecutive long pulses, and an open (high impedance) as a long pulse followed by a short pulse. The input state is determined by using a weak “output” device to try to force each input high then low. If only a high state results from the two tests, the input is assumed to be hardwired to  $V_{DD}$ . If only a low state is obtained, the input is assumed to be hardwired to  $V_{SS}$ . If both a high and a low can be forced at an input, an open is assumed and is encoded as such. The “high” and



“low” levels are 70% and 30% of the supply voltage as shown in the Electrical Characteristics table. The weak “output” device sinks/sources up to 110  $\mu$ A at a 5 V supply level, 500  $\mu$ A at 10 V, and 1 mA at 15 V.

The  $\overline{\text{TE}}$  input has an internal pull-up device so that a simple switch may be used to force the input low. While  $\overline{\text{TE}}$  is high, the encoder is completely disabled, the oscillator is inhibited, and the current drain is reduced to quiescent current. When  $\overline{\text{TE}}$  is brought low, the oscillator is started and the transmit sequence begins. The inputs are then sequentially selected, and determinations are made as to the input logic states. This information is serially transmitted via the  $\text{D}_{\text{out}}$  pin.

## 3.2 MC145027

This decoder receives the serial data from the encoder and outputs the data, if it is valid. The transmitted data, consisting of two identical words, is examined bit by bit during reception. The first five trinary digits are assumed to be the address. If the received address matches the local address, the next four (data) bits are internally stored, but are not transferred to the output data latch. As the second encoded word is received, the address must again match. If a match occurs, the new data bits are checked against the previously stored data bits. If the two nibbles of data (four bits each) match, the data is transferred to the output data latch by VT and remains until new data replaces it. At the same time, the VT output pin is brought high and remains high until an error is received or until no input signal is received for four data periods (see [Figure 11](#)).

Although the address information may be encoded in trinary, the data information must be either a 1 or 0. A trinary (open) data line is decoded as a logic 1.

## 3.3 MC145028

This decoder operates in the same manner as the MC145027 except that nine address lines are used and no data output is available. The VT output is used to indicate that a valid address has been received. For transmission security, two identical transmitted words must be consecutively received before a VT output signal is issued.

The MC145028 allows 19,683 addresses when trinary levels are used. 512 addresses are possible when binary levels are used.

# 4 Pin Descriptions

## 4.1 MC145026 Encoder

### A1 - A5, A6/D6 - A9/D9

#### Address, Address/Data Inputs (Pins 1 - 7, 9, and 10)

These address/data inputs are encoded and the data is sent serially from the encoder via the  $\text{D}_{\text{out}}$  pin.

### $\text{R}_\text{S}$ , $\text{C}_{\text{TC}}$ , $\text{R}_{\text{TC}}$ (Pins 11, 12, and 13)

These pins are part of the oscillator section of the encoder (see [Figure 10](#)).

## Pin Descriptions

If an external signal source is used instead of the internal oscillator, it should be connected to the  $R_S$  input and the  $R_{TC}$  and  $C_{TC}$  pins should be left open.

**$\overline{TE}$**

### **Transmit Enable (Pin 14)**

This active-low transmit enable input initiates transmission when forced low. An internal pull-up device keeps this input normally high. The pull-up current is specified in the Electrical Characteristics table.

**$D_{out}$**

### **Data Out (Pin 15)**

This is the output of the encoder that serially presents the encoded data word.

**$V_{SS}$**

### **Negative Power Supply (Pin 8)**

The most-negative supply potential. This pin is usually ground.

**$V_{DD}$**

### **Positive Power Supply (Pin 16)**

The most-positive power supply pin.

## 4.2 MC145027 and MC145028 Decoders

**A1 - A5, A1 - A9**

**Address Inputs (Pins 1 - 5)-MC145027,**

**Address Inputs (Pins 1 - 5, 15, 14, 13, 12)-MC145028**

These are the local address inputs. The states of these pins must match the appropriate encoder inputs for the VT pin to go high. The local address may be encoded with trinary or binary data.

**D6 - D9**

**Data Outputs (Pins 15, 14, 13, 12)-MC145027 Only**

These outputs present the binary information that is on encoder inputs A6/D6 through A9/D9. Only binary data is acknowledged; a trinary open at the MC145026 encoder is decoded as a high level (logic 1).

**$D_{in}$**

### **Data In (Pin 9)**

This pin is the serial data input to the decoder. The input voltage must be at CMOS logic levels. The signal source driving this pin must be dc coupled.

**R<sub>1</sub>, C<sub>1</sub>****Resistor 1, Capacitor 1 (Pins 6, 7)**

As shown in [Figure 3](#) and [Figure 4](#), these pins accept a resistor and capacitor that are used to determine whether a narrow pulse or wide pulse has been received. The time constant  $R_1 \times C_1$  should be set to 1.72 encoder clock periods:

$$R_1 C_1 = 3.95 R_{TC} C_{TC}$$

**R<sub>2</sub>/C<sub>2</sub>****Resistor 2/Capacitor 2 (Pin 10)**

As shown in [Figure 3](#) and [Figure 4](#), this pin accepts a resistor and capacitor that are used to detect both the end of a received word and the end of a transmission. The time constant  $R_2 \times C_2$  should be 33.5 encoder clock periods (four data periods per [Figure 12](#)):  $R_2 C_2 = 77 R_{TC} C_{TC}$ . This time constant is used to determine whether the D<sub>in</sub> pin has remained low for four data periods (end of transmission). A separate on-chip comparator looks at the voltage-equivalent two data periods ( $0.4 R_2 C_2$ ) to detect the dead time between received words within a transmission.

**VT****Valid Transmission Output (Pin 11)**

This valid transmission output goes high after the second word of an encoding sequence when the following conditions are satisfied:

1. the received addresses of both words match the local decoder address, and
2. the received data bits of both words match.


VT remains high until either a mismatch is received or no input signal is received for four data periods.

**V<sub>SS</sub>****Negative Power Supply (Pin 8)**

The most-negative supply potential. This pin is usually ground.

**V<sub>DD</sub>****Positive Power Supply (Pin 16)**

The most-positive power supply pin.



This oscillator operates at a frequency determined by the external RC network; i.e.,

$$f \approx \frac{1}{2.3 R_{TC} C_{TC'}} \quad (\text{Hz})$$

for  $1 \text{ kHz} \leq f \leq 400 \text{ kHz}$

where:  $C_{TC'} = C_{TC} + C_{\text{layout}} + 12 \text{ pF}$

$R_S \approx 2 R_{TC}$

$R_S \geq 20 \text{ k}$


$R_{TC} \geq 10 \text{ k}$

$400 \text{ pF} < C_{TC} < 15 \text{ }\mu\text{F}$

The value for  $R_S$  should be chosen to be  $\geq 2$  times  $R_{TC}$ . This range ensures that current through  $R_S$  is insignificant compared to current through  $R_{TC}$ . The upper limit for  $R_S$  must ensure that  $R_S \times 5 \text{ pF}$  (input capacitance) is small compared to  $R_{TC} \times C_{TC}$ .

For frequencies outside the indicated range, the formula is less accurate. The minimum recommended oscillation frequency of this circuit is 1 kHz. Susceptibility to externally induced noise signals may occur for frequencies below 1 kHz and/or when resistors utilized are greater than 1 M $\Omega$ .

**Figure 10. Encoder Oscillator Information**



**Figure 11. Timing Diagram**





Figure 12. Encoder Data Waveforms

Figure 13.  $f_{max}$  vs  $C_{layout}$  - Decoders Only




Figure 14. MC145027 Flowchart




Figure 15. MC145028 Flowchart

## 5 MC145027 and MC145028 Timing

To verify the MC145027 or MC145028 timing, check the waveforms on C1 (Pin 7) and R2/C2 (Pin 10) as compared to the incoming data waveform on D<sub>in</sub> (Pin 9).

The R-C decay seen on C1 discharges down to  $\frac{1}{3} V_{DD}$  before being reset to  $V_{DD}$ . This point of reset (labelled “DOS” in Figure 16) is the point in time where the decision is made whether the data seen on D<sub>in</sub> is a 1 or 0. DOS should not be too close to the D<sub>in</sub> data edges or intermittent operation may occur.

The other timing to be checked on the MC145027 and MC145028 is on R2/C2 (see Figure 17). The R-C decay is continually reset to  $V_{DD}$  as data is being transmitted. Only between words and after the end-of-transmission (EOT) does R2/C2 decay significantly from  $V_{DD}$ . R2/C2 can be used to identify the internal end-of-word (EOW) timing edge which is generated when R2/C2 decays to  $\frac{2}{3} V_{DD}$ . The internal EOT timing edge occurs when R2/C2 decays to  $\frac{1}{3} V_{DD}$ . When the waveform is being observed, the R-C decay should go down between the  $\frac{2}{3}$  and  $\frac{1}{3} V_{DD}$  levels, but not too close to either level before data transmission on D<sub>in</sub> resumes.

Verification of the timing described above should ensure a good match between the MC145026 transmitter and the MC145027 and MC145028 receivers.




Figure 16. R-C Decay on Pin 7 (C1)





Figure 17. R-C Decay on Pin 10 (R2/C2)






#### Example R/C Values (All Resistors and Capacitors are $\pm 5\%$ )

( $C_{TC}' = C_{TC} + 20 \text{ pF}$ )

$f_{osc} \text{ (kHz)}$	$R_{TC}$	$C_{TC}'$	$R_S$	$R_1$	$C_1$	$R_2$	$C_2$
362	10 k	120 pF	20 k	10 k	470 pF	100 k	910 pF
181	10 k	240 pF	20 k	10 k	910 pF	100 k	1800 pF
88.7	10 k	490 pF	20 k	10 k	2000 pF	100 k	3900 pF
42.6	10 k	1020 pF	20 k	10 k	3900 pF	100 k	7500 pF
21.5	10 k	2020 pF	20 k	10 k	8200 pF	100 k	0.015 μF
8.53	10 k	5100 pF	20 k	10 k	0.02 μF	200 k	0.02 μF
1.71	50 k	5100 pF	100 k	50 k	0.02 μF	200 k	0.1 μF

Figure 18. Typical Application

## 6 Package Dimensions




## NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0"	10"	0"	10"
S	0.020	0.040	0.51	1.01


**Figure 19. Outline Dimensions for P SUFFIX PLASTIC DIP (DUAL IN-LINE PACKAGE)**  
(Case Outline 648-08, Issue R)



## NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62mm.

**Figure 20. Outline Dimensions for D SUFFIX SOG (SMALL OUTLINE GULL-WING) PACKAGE**  
(Case Outline 751B-05, Issue K)



## NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62mm.

**Figure 21. Outline Dimensions for DW SUFFIX SOG (SMALL OUTLINE GULL-WING) PACKAGE (Case Outline 751G-04, Issue D)**

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.