

# ASSP

# Single Serial Input PLL Frequency Synthesizer

## On-Chip 1.2 GHz Prescaler

## MB15E03

### ■ DESCRIPTION

The Fujitsu MB15E03 is serial input Phase Locked Loop (PLL) frequency synthesizer with a 1.2 GHz prescaler. A 64/65 or a 128/129 can be selected for the prescaler that enables pulse swallow operation.

The latest BiCMOS process technology is used, resultantly a supply current is limited as low as 3.5 mA typ. This operates with a supply voltage of 3.0 V (typ.).


Furthermore, a super charger circuit is included to get a fast tuning as well as low noise performance. As a result of this, MB15E03 is ideally suitable for digital mobile communications, such as GSM (Global System for Mobile Communications).

### ■ FEATURES

- High frequency operation: 1.2 GHz max
- Low power supply voltage:  $V_{CC} = 2.7$  to 3.6 V
- Very Low power supply current :  $I_{CC} = 3.5$  mA typ. ( $V_{CC} = 3$  V)
- Power saving function :  $I_{PS} = 0.1$   $\mu$ A typ.
- Pulse swallow function: 64/65 or 128/129
- Serial input 14-bit programmable reference divider:  $R = 5$  to 16,383
- Serial input 18-bit programmable divider consisting of:
  - Binary 7-bit swallow counter: 0 to 127
  - Binary 11-bit programmable counter: 5 to 2,047
- Wide operating temperature:  $T_a = -40$  to 85°C
- Plastic 16-pin SSOP package (FPT-16P-M05) and 16-pin BCC package (LCC-16P-M02)


### ■ PACKAGES

16-pin, Plastic SSOP



(FPT-16P-M05)

16-pin, Plastic BCC




(LCC-16P-M02)

This device contains circuitry to protect the inputs against damage due to high static voltages or electroc fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


# MB15E03

## ■ PIN ASSIGNMENTS

SSOP-16 pin



BCC-16 pin




## ■ PIN DESCRIPTIONS

Pin no.		Pin name	I/O	Descriptions
SSOP	BCC			
1	16	OSC <sub>IN</sub>	I	Programmable reference divider input. Oscillator input. Connection for an crystal or a TCXO. TCXO should be connected with a coupling capacitor.
2	1	OSC <sub>OUT</sub>	O	Oscillator output. Connection for an external crystal.
3	2	V <sub>P</sub>	–	Power supply voltage input for the charge pump.
4	3	V <sub>CC</sub>	–	Power supply voltage input.
5	4	D <sub>o</sub>	O	Charge pump output. Phase of the charge pump can be reversed by FC bit.
6	5	GND	–	Ground.
7	6	Xfin	I	Prescaler complementary input, and should be grounded via a capacitor.
8	7	fin	I	Prescaler input. Connection with an external VCO should be done with AC coupling.
9	8	Clock	I	Clock input for the 19-bit shift register. Data is shifted into the shift register on the rising edge of the clock. (Open is prohibited.)
10	9	Data	I	Serial data input using binary code. The last bit of the data is a control bit. (Open is prohibited.) Control bit = "H" ; Data is transmitted to the programmable reference counter. Control bit = "L" ; Data is transmitted to the programmable counter.
11	10	LE	I	Load enable signal input (Open is prohibited.) When LE is high, the data in the shift register is transferred to a latch, according to the control bit in the serial data.
12	11	PS	I	Power saving mode control. This pin must be set at "L" at Power-ON. (Open is prohibited.) PS = "H" ; Normal mode PS = "L" ; Power saving mode
13	12	ZC	I	Forced high-impedance control for the charge pump (with internal pull up resistor.) ZC = "H" ; Normal Do output. ZC = "L" ; Do becomes high impedance.
14	13	LD/fout	O	Lock detect signal output(LD)/phase comparator monitoring output (fout). The output signal is selected by LDS bit in the serial data. LDS = "H" ; outputs fout (fr/fp monitoring output) LDS = "L" ; outputs LD ("H" at locking, "L" at unlocking.)
15	14	φP	O	Phase comparator output for an external charge pump. Nch open drain output.
16	15	φR	O	Phase comparator output for an external charge pump. CMOS output.

# MB15E03

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	$V_{CC}$	-0.5 to +4.0	V	
	$V_P$	$V_{CC}$ to +6.0	V	
Input voltage	$V_I$	-0.5 to $V_{CC}$ +0.5	V	
Output voltage	$V_O$	-0.5 to $V_{CC}$ +0.5	V	
Storage temperature	$T_{stg}$	-55 to +125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Remark
		Min.	Typ.	Max.		
Power supply voltage	$V_{CC}$	2.7	3.0	3.6	V	
	$V_P$	$V_{CC}$	-	6.0	V	
Input voltage	$V_I$	GND	-	$V_{CC}$	V	
Operating temperature	$T_a$	-40	-	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

# MB15E03

## ■ ELECTRICAL CHARACTERISTICS

( $V_{CC} = 2.7$  to  $3.6$  V,  $T_a = -40$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Condition	Value			Unit	
			Min.	Typ.	Max.		
Power supply current*1	$I_{CC}$	$f_{in} = 1200$ MHz, $f_{osc} = 12$ MHz	–	3.5	–	mA	
Power saving current	$I_{PS}$	PS = "L", ZC = "H" or open	–	$0.1^2$	10	$\mu\text{A}$	
Operating frequency	$f_{in}$		100	–	1200	MHz	
Crystal oscillator operating frequency	$f_{osc}$	min. 500 mVp-p	3	–	40	MHz	
Input sensitivity	$f_{in}$	$V_{fin}$ 50 $\Omega$ system (Refer to the test circuit.)	–10	–	+2	dBm	
	OSCin	$V_{osc}$	500	–	$V_{CC}$	mVp-p	
Input voltage	Data, Clock, LE, PS, ZC	$V_{IH}$	$V_{CC} \times 0.7$	–	–	V	
		$V_{IL}$	–	–	$V_{CC} \times 0.3$		
Input current	Data, Clock, LE, PS	$I_{IH}$	–1.0	–	+1.0	$\mu\text{A}$	
		$I_{IL}$	–1.0	–	+1.0		
	ZC	$I_{IH}$	–1.0	–	+1.0	$\mu\text{A}$	
		$I_{IL}$	Pull up input	–100	–		0
	OSCin	$I_{IH}$	0	–	+100	$\mu\text{A}$	
		$I_{IL}$	–100	–	0		
Output voltage	$\phi P$	$V_{OL}$ Open drain output	–	–	0.4	V	
	$\phi R$ , LD/fout	$V_{OH}$	$V_{CC} = 3$ V, $I_{OH} = -1$ mA	$V_{CC} - 0.4$	–	–	V
		$V_{OL}$	$V_{CC} = 3$ V, $I_{OL} = 1$ mA	–	–	0.4	
	Do	$V_{DOH}$	$V_{CC} = 3$ V, $I_{DOH} = -1$ mA	$V_p - 0.4$	–	–	V
$V_{DOL}$		$V_{CC} = 3$ V, $I_{DOL} = 1$ mA	–	–	0.4		
High impedance cutoff current	Do	$I_{OFF}$ $V_{CC} = 3$ V, $V_p = 6$ V $V_{oop} = \text{GND to } 6$ V	–	–	1.1	$\mu\text{A}$	
Output current	$\phi P$	$I_{OL}$	1.0	–	–	mA	
	$\phi R$ , LD/fout	$I_{OH}$	–	–	–1.0	mA	
		$I_{OL}$	1.0	–	–		
	Do	$I_{DOH}$	$V_{CC} = 3.0$ V, $V_p = 5$ V, $V_{DOH} = 4.0$ V $T_a = 25^\circ\text{C}$	–	–10.0	–	mA
		$I_{DOL}$	$V_{CC} = 3.0$ V, $V_p = 5$ V, $V_{DOL} = 1.0$ V $T_a = 25^\circ\text{C}$	–	10.0	–	

\*1: Conditions;  $V_{CC} = 3.0$  V,  $T_a = 25^\circ\text{C}$ , in locking state.

\*2: Conditions;  $V_{CC} = 3.0$  V,  $T_a = 25^\circ\text{C}$ ,  $f_{osc} = 12$  MHz (–2 dB)

## FUNCTION DESCRIPTIONS

### Pulse Swallow Function

The divide ratio can be calculated using the following equation:

$$f_{VCO} = [(M \times N) + A] \times f_{osc} \div R \quad (A < N)$$

- f<sub>VCO</sub> : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter (0 ≤ A ≤ 127)
- f<sub>osc</sub> : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)
- M : Preset divide ratio of modules prescaler (64 or 128)

### Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.

Binary serial data is entered through the Data pin.

One bit of data is shifted into the shift register on the rising edge of the clock. When the load enable pin is high, stored data is latched according to the control bit data as follows:

**Table.1 Control Bit**

Control bit (CNT)	Destination of serial data
H	17 bit latch (for the programmable reference divider)
L	18 bit latch (for the programmable divider)

### Shift Register Configuration

**Programmable Reference Counter**


Data ←—————→ MS

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
	C	R	R	R	R	R	R	R	R	R	R	R	R	R	R			
	N	1	2	3	4	5	6	7	8	9	10	11	12	13	14	SW	FC	LDS
	T																	

CNT : Control bit [Table. 1]  
 R1 to R14: Divide ratio setting bit for the programmable reference counter (5 to 16,383) [Table. 2]  
 SW : Divide ratio setting bit for the prescaler (64/65 or 128/129) [Table. 5]  
 FC : Phase control bit for the phase comparator [Table. 7]  
 LDS : LD/fout signal select bit [Table. 6]

Note: Start data input with MSB first

# MB15E03



**Table2. Binary 14-bit Programmable Reference Counter Data Setting**

Divide ratio (R)	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
5	0	0	0	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	0	0	0	1	1	0
·	·	·	·	·	·	·	·	·	·	·	·	·	·	·
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

**Table.3 Binary 11-bit Programmable Counter Data Setting**

Divide ratio (N)	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
·	·	·	·	·	·	·	·	·	·	·	·
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.  
 • Divide ratio (N) range = 5 to 2,047



**Table.4 Binary 7-bit Swallow Counter Data Setting**

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
.	.	.	.	.	.	.	.
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

**Table. 5 Prescaler Data Setting**

SW	Prescaler Divide ratio
H	64/65
L	128/129

**Table. 6 LD/fout Output Select Data Setting**

LDS	LD/fout output signal
H	fout signal
L	LD signal

### Relation between the FC input and phase characteristics

The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level ( $D_o$ ) and the phase comparator output ( $\phi_R$ ,  $\phi_P$ ) are reversed according to the FC bit. Also, the monitor pin ( $f_{OUT}$ ) output is controlled by the FC bit. The relationship between the FC bit and each of  $D_o$ ,  $\phi_R$ , and  $\phi_P$  is shown below.


**Table. 7 FC Bit Data Setting (LDS = "H")**

	FC = High				FC = Low			
	$D_o$	$\phi_R$	$\phi_P$	LD/fout	$D_o$	$\phi_R$	$\phi_P$	LD/fout
$f_r > f_p$	H	L	L	(fr)	L	H	Z*	(fp)
$f_r < f_p$	L	H	Z*	(fr)	H	L	L	(fp)
$f_r = f_p$	Z*	L	Z*	(fr)	Z*	L	Z*	(fp)

\* : High impedance

# MB15E03

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.



## Power Saving Mode (Intermittent Mode Control Circuit)

Setting a PS pin to Low, the IC enters into power saving mode resultantly current consumption can be limited to 10 $\mu$ A (max.). Setting PS pin to High, power saving mode is released so that the IC works normally.

In addition, the intermittent operation control circuit is included which helps smooth start up from the power saving mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency ( $f_r$ ) and comparison frequency ( $f_p$ ) and may in the worst case take longer time for lock up of the loop.

To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up, thus keeping the loop locked.

During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10  $\mu$ A (max.).


At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance.

A VCO control voltage is naturally kept at the locking voltage which defined by a LPF's time constant. As a result of this, VCO's frequency is kept at the locking frequency.

- Note:
- While the power saving mode is executed, ZC pin should be set at "H" or open. If ZC is set at "L" during power saving mode, approximately 10  $\mu$ A current flows.
  - PS pin must be set "L" at Power-ON.
  - The power saving mode can be released (PS : L  $\rightarrow$  H) 1 $\mu$ s later after power supply remains stable.
  - During the power saving mode, it is possible to input the serial data.

Table.8 PS Pin Setting

PS pin	Status
H	Normal mode
L	Power saving mode




**Table.9 ZC Pin Setting**

ZC pin	Do output
H	Normal output
L	High impedance

# MB15E03

## ■ SERIAL DATA INPUT TIMING




On rising edge of the clock, one bit of the data is transferred into the shift register.


Parameter	Min.	Typ.	Max.	Unit
t1	20	–	–	ns
t2	20	–	–	ns
t3	30	–	–	ns
t4	30	–	–	ns

Parameter	Min.	Typ.	Max.	Unit
t5	100	–	–	ns
t6	20	–	–	ns
t7	100	–	–	ns


## ■ PHASE COMPARATOR OUTPUT WAVEFORM



[ FC = "H" ]




[ FC = "L" ]




- Notes:
1. Phase error detection range:  $-2\pi$  to  $+2\pi$
  2. Pulses on Do output signal during locked state are output to prevent dead zone.
  3. LD output becomes low when phase is  $t_{wu}$  or more. LD output becomes high when phase error is  $t_{wl}$  or less and continues to be so for three cycles or more.
  4.  $t_{wu}$  and  $t_{wl}$  depend on OSCin input frequency.  
 $t_{wu} \geq 8/f_{osc}$  (e. g.  $t_{wu} \geq 625\text{ns}$ ,  $f_{osc} = 12.8\text{ MHz}$ )  
 $t_{wl} \leq 16/f_{osc}$  (e. g.  $t_{wl} \leq 1250\text{ns}$ ,  $f_{osc} = 12.8\text{ MHz}$ )
  5. LD becomes high during the power saving mode (PS = "L".)

# MB15E03

## ■ TEST CIRCUIT (FOR MEASURING INPUT SENSITIVITY FIN/OSCIN)




## ■ APPLICATION EXAMPLE




# MB15E03

## TYPICAL CHARACTERISTICS


### Do Output Current



### fin Input Sensitivity



### OSCin Input Characteristics




(Continued)




(Continued)

## fin Input Impedance




## OSCin Input Impedance




# MB15E03

## REFERENCE INFORMATION

Typical plots measured with the test circuit are shown below. Each plot shows lock up time, phase noise and reference leakage.




- $f_{vco} = 1018 \text{ MHz}$
- $K_v = 20 \text{ MHz/v}$
- $f_r = 200 \text{ kHz}$
- $f_{osc} = 13 \text{ MHz}$
- LPF:




**PLL Lock Up Time = 440  $\mu\text{s}$**   
(1005.000 MHz  $\rightarrow$  1031.000 MHz, within  $\pm 1\text{kHz}$ )

$\Delta \text{MKr } x : 439.89783 \mu\text{s}$   
 $y : 25.94979 \text{ MHz}$




**PLL Phase Noise**  
@ within loop band = 76.2 dBc/Hz

REF -10.0 dBm ATT 10 dB MKR  $\Delta 12.40 \text{ kHz}$   
-51.2 dB




**PLL Lock Up Time = 400  $\mu\text{s}$**   
(1031.000 MHz  $\rightarrow$  1005.000 MHz, within  $\pm 1\text{kHz}$ )

$\Delta \text{MKr } x : 400.00973 \mu\text{s}$   
 $y : -25.094747 \text{ MHz}$



**PLL Reference Leakage**  
@ 200 kHz offset = 79.0 dBc

REF -10.0 dBm ATT 10 dB MKR  $\Delta 204 \text{ kHz}$   
-79.0 dB



## ■ ORDERING INFORMATION


Part number	Package	Remarks
MB15E03 PFV1	16 pin, Plastic SSOP (FPT-16P-M05)	
MB15E03 PV	16 pin, Plastic BCC (LCC-16P-M02)	

# MB15E03

## ■ PACKAGE DIMENSIONS

16 pins, Plastic SSOP  
(FPT-16P-M05)

\* : These dimensions do not include resin protrusion.



© 1994 FUJITSU LIMITED F16013S-2C-4

Dimensions in mm (inches).

(Continued)



## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3763  
Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281 0770  
Fax: (65) 281 0220

F9704

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.