## 2A SIMPLE SWITCHER® Power Module with 20V Maximum Input Voltage



Top View


Bottom View
TO-PMOD 7 Pin Package
$10.16 \times 13.77 \times 4.57 \mathrm{~mm}(0.4 \times 0.542 \times 0.18 \mathrm{in})$ $\theta_{\mathrm{JA}}=20^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=1.9^{\circ} \mathrm{C} / \mathrm{W}$

RoHS Compliant

## Electrical Specifications

- 12W maximum total power output
- Up to 2A output current
- Input voltage range 4.5 V to 20 V
- Output voltage range 0.8 V to 6 V
- Efficiency up to $92 \%$


## Key Features

- Integrated shielded inductor
- Simple PCB layout
- Flexible startup sequencing using external soft-start capacitor and precision enable
- Protection against inrush currents and faults such as input UVLO and output short circuit
- $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature range
- Single exposed pad and standard pinout for easy mounting and manufacturing
- Fast transient response for FPGAs and ASICs
- Low output voltage ripple
- Pin-to-pin compatible family:

LMZ14203/2/1 (42V max 3A, 2A, 1A)
LMZ12003/2/1 (20V max 3A, 2A, 1A)

- Fully Webench® Power Designer enabled


## Applications

- Point of load conversions from 5V and 12V input rail
- Time critical projects
- Space constrained high thermal requirement applications
- Negative output voltage applications (See AN-2027)


## Performance Benefits

- Operates at high ambient temperature with no thermal derating
- High efficiency reduces system heat generation
- Low radiated emissions (EMI) complies with EN55022 class B standard
- Low external component count


## System Performance

$$
\text { Efficiency } \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}
$$



30114718
Thermal derating curve $\mathrm{V}_{\text {IN }}=12 \mathrm{~V} \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$


Radiated Emissions (EN 55022 Class B) from Evaluation Board


30114750

## Simplified Application Schematic



| VOUT | RFBT | RFBB | RON | VIN Range |
| :--- | :---: | :---: | :---: | :--- |
| 5 V | 5.62 k | 1.07 k | 100 k | $7.5 \ldots . .20 \mathrm{~V}$ |
| 3.3 V | 3.32 k | 1.07 k | 61.9 k | $6.5 \ldots 20 \mathrm{~V}$ |
| 2.5 V | 2.26 k | 1.07 k | 47.5 k | $5.5 \ldots 20 \mathrm{~V}$ |
| 1.8 V | 1.87 k | 1.50 k | 32.4 k | $4.5 . .20 \mathrm{~V}$ |
| 1.5 V | 1.00 k | 1.13 k | 28.0 K | $4 . .20 \mathrm{~V}$ |
| 1.2 V | 4.22 k | 8.45 k | 22.6 k | $4.5 \ldots 19 \mathrm{~V}$ |
| 0.8 V | 0 | 39.2 k | 24.9 k | $4.5 \ldots 18 \mathrm{~V}$ |



|  |  |  |
| :---: | :---: | :--- |
| Pin | Name | Description |
| 7 | VOUT | Output Voltage - Output from the internal inductor. Connect the output capacitor between this pin and exposed pad. |
| EP | EP | Exposed Pad - Internally connected to pin 4. Used to dissipate heat from the package during operation. Must be <br> electrically connected to pin 4 external to the package. |

## Absolute Maximum Ratings (Note 1) <br> If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VIN, RON to GND
-0.3 V to 25 V
EN, FB, SS to GND
Junction Temperature
Storage Temperature Range

ESD Susceptibility(Note 2)
For soldering specifications:
see product folder at www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf

## Operating Ratings (Note 1)

$V_{\text {IN }}$
EN
Operation Junction Temperature
4.5 V to 20 V

0 V to 6.5 V
$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

Electrical Characteristics Limits in standard type are for $T_{J}=25^{\circ} \mathrm{C}$ only; limits in boldface type apply over the junction temperature $\left(\mathrm{T}_{j}\right)$ range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Minimum and Maximum limits are guaranteed through test, design or statistical correlation. Typical values represent the most likely parametric norm at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Vout $=1.8 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min (Note 3) | Typ (Note 4) | Max <br> (Note 3) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM PARAMETERS |  |  |  |  |  |  |
| Enable Control |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EN}}$ | EN threshold trip point | $\mathrm{V}_{\text {EN }}$ rising | 1.10 | 1.18 | 1.25 | V |
| $\mathrm{V}_{\text {EN-HYS }}$ | EN threshold hysteresis | $\mathrm{V}_{\text {EN }}$ falling |  | 90 |  | mV |
| Soft-Start |  |  |  |  |  |  |
| $\mathrm{I}_{\text {S }}$ | SS source current | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ | 5 | 8 | 11 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS-DIS }}$ | SS discharge current |  |  | -200 |  | $\mu \mathrm{A}$ |
| Current Limit |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CL}}$ | Current limit threshold | d.c. average | 2.3 | 2.6 | 3.65 | A |
| ON/OFF Timer |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{ON}-\mathrm{MIN}}$ | ON timer minimum pulse width |  |  | 150 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | OFF timer pulse width |  |  | 260 |  | ns |
| Regulation and Over-Voltage Comparator |  |  |  |  |  |  |
| $V_{\text {FB }}$ | In-regulation feedback voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}>+0.8 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A} \\ & \hline \end{aligned}$ | 0.775 | 0.795 | 0.815 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}>+0.8 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | 0.784 | 0.800 | 0.816 |  |
| $\mathrm{V}_{\mathrm{FB} \text {-OV }}$ | Feedback over-voltage protection threshold |  |  | 0.92 |  | V |
| $\mathrm{I}_{\text {FB }}$ | Feedback input bias current |  |  | 5 |  | nA |
| $\mathrm{I}_{\mathrm{Q}}$ | Non Switching Input Current | $\mathrm{V}_{\mathrm{FB}}=0.86 \mathrm{~V}$ |  | 1 |  | mA |
| $\mathrm{I}_{\text {SD }}$ | Shut Down Quiescent Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 25 |  | $\mu \mathrm{A}$ |
| Thermal Characteristics |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown | Rising |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SD-HYST }}$ | Thermal shutdown hysteresis | Falling |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Junction to Ambient | 4 layer JEDEC Printed Circuit Board, 100 vias, No air flow |  | 19.3 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 2 layer JEDEC Printed Circuit Board, No air flow |  | 21.5 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Junction to Case | No air flow |  | 1.9 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| PERFORMANCE PARAMETERS |  |  |  |  |  |  |
| $\Delta \mathrm{V}_{\mathrm{O}}$ | Output Voltage Ripple |  |  | 8 |  | mV PP |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{V}_{\mathrm{IN}}$ | Line Regulation | $\mathrm{V}_{1 \mathrm{I}}=8 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}$ |  | . 01 |  | \% |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{V}_{\mathrm{IN}}$ | Load Regulation | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ |  | 1.5 |  | $\mathrm{mV} / \mathrm{A}$ |


| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 3) } \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 4) } \end{gathered}$ | $\begin{gathered} \text { Max } \\ (\text { Note 3) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V} \mathrm{~V}_{\mathrm{O}}=1.8 \mathrm{~V} \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A}$ |  | 87 |  | \% |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V} \mathrm{~V}_{\mathrm{O}}=1.8 \mathrm{~V} \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}$ |  | 77 |  | \% |

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. Test method is per JESD-22-114.
Note 3: Min and Max limits are $100 \%$ production tested at $25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).
Note 4: Typical numbers are at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 5: EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See AN-2024 and layout for information on device under test.
Note 6: Theta JA measured on a $1.705^{\prime \prime} \times 3.0$ " four layer board, with one ounce copper, thirty five 12 mil thermal vias, no air flow, and 1 W power dissipation. Refer to PCB layout diagrams

## Typical Performance Characteristics

Unless otherwise specified, the following conditions apply: $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$; Cin $=10 \mathrm{uF}$ X7R Ceramic; $\mathrm{C}_{\mathrm{O}}=100 \mathrm{uF}$ X7R Ceramic; Tambient $=25 \mathrm{C}$ for efficiency curves and waveforms.


Efficiency 6V Input @ $\mathbf{2 5}^{\circ} \mathrm{C}$


30114721
Efficiency 8V Input @ $\mathbf{2 5}^{\circ} \mathrm{C}$


30114755
Efficiency 12V Input @ $\mathbf{2 5}^{\circ} \mathrm{C}$


Dissipation 6V Input @ $\mathbf{2 5}^{\circ} \mathrm{C}$


30114722
Dissipation 6V Input @ $\mathbf{2 5}^{\circ} \mathrm{C}$


30114756
Dissipation 12V Input @ $\mathbf{2 5}^{\circ} \mathrm{C}$



Efficiency 4.5V Input @ $85^{\circ} \mathrm{C}$


30114759
Efficiency 5 V Input @ $85^{\circ} \mathrm{C}$


Dissipation 20V Input @ $25^{\circ} \mathrm{C}$


30114758
Dissipation 4.5 V Input @ $85^{\circ} \mathrm{C}$


30114760

Dissipation 5V Input @ $85^{\circ} \mathrm{C}$


Efficiency 6V Input @ $\mathbf{8 5}^{\circ} \mathrm{C}$


30114733
Efficiency 8V Input @ $85^{\circ} \mathrm{C}$


30114740

## Efficiency 12 V Input @ $85^{\circ} \mathrm{C}$



Dissipation 6V Input @ $85^{\circ} \mathrm{C}$


30114734
Dissipation 8V Input @ $85^{\circ} \mathrm{C}$


30114741

Dissipation 12V Input @ $85^{\circ} \mathrm{C}$


30114763

Output Ripple
$12 \mathrm{~V}_{\text {IN }} 3.3 \mathrm{~V}_{\mathrm{O}} 2 \mathrm{~A} 20 \mathrm{mV} / \mathrm{div} 1 \mu \mathrm{Sec} / \mathrm{div}$

|  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ... |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | $1+1$ |
|  |  |  |  |  |  |  |  |  |
| $\ldots$ | .... ... | $\cdots$ |  |  |  | .... | ... |  |
| 20 | $\mathrm{mV} / \mathrm{Div}$ |  |  |  |  | 1.00 | $\mu \mathrm{s} / \mathrm{D}$ | Div |

30114705


30114764


30114769
Transient Response $12 V_{\text {IN }} 3.3 V_{0} 0.6 A$ to 2 A Step



30114765


Current Limit $3.3 \mathrm{~V}_{\text {OUT }} @ 25^{\circ} \mathrm{C}$


30114767
Thermal Derating $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


## Application Block Diagram



30114708

## General Description

The LMZ12002 SIMPLE SWITCHER® power module is an easy-to-use step-down DC-DC solution capable of driving up to 2A load with exceptional power conversion efficiency, line and load regulation, and output accuracy. The LMZ12002 is available in an innovative package that enhances thermal performance and allows for hand or machine soldering.
The LMZ12002 can accept an input voltage rail between 4.5 V and 20 V and deliver an adjustable and highly accurate output voltage as low as 0.8 V . The LMZ12002 only requires three external resistors and four external capacitors to complete the power solution. The LMZ12002 is a reliable and robust design with the following protection features: thermal shutdown, input under-voltage lockout, output over-voltage protection, short-circuit protection, output current limit, and allows startup into a pre-biased output. A single resistor adjusts the switching frequency up to 1 MHz .

## COT Control Circuit Overview

Constant On Time control is based on a comparator and an on-time one shot, with the output voltage feedback compared with an internal 0.8 V reference. If the feedback voltage is below the reference, the main MOSFET is turned on for a fixed on-time determined by a programming resistor $\mathrm{R}_{\mathrm{ON}}$. $\mathrm{R}_{\mathrm{ON}}$ is connected to $\mathrm{V}_{\text {IN }}$ such that on-time is reduced with increasing input supply voltage. Following this on-time, the main MOSFET remains off for a minimum of 260 ns . If the voltage on the feedback pin falls below the reference level again the on-time cycle is repeated. Regulation is achieved in this manner.

## Design Steps for the LMZ12002 Application

The LMZ12002 is fully supported by Webench® and offers the following: Component selection, electrical and thermal simulations as well as the build-it board for a reduction in design time. The following list of steps can be used to manually design the LMZ12002 application.

- Select minimum operating $\mathrm{V}_{\mathrm{IN}}$ with enable divider resistors
- Program $\mathrm{V}_{\mathrm{O}}$ with divider resistor selection
- Program turn-on time with soft-start capacitor selection
- Select $\mathrm{C}_{\mathrm{O}}$
- Select $\mathrm{C}_{\mathrm{IN}}$
- Set operating frequency with $\mathrm{R}_{\mathrm{ON}}$
- Determine module dissipation
- Layout PCB for required thermal performance


## ENABLE DIVIDER, $R_{\text {ENT }}$ AND $R_{\text {ENB }}$ SELECTION

The enable input provides a precise 1.18 V band-gap rising threshold to allow direct logic drive or connection to a voltage divider from a higher enable voltage such as Vin. The enable input also incorporates 90 mV (typ) of hysteresis resulting in a falling threshold of 1.09 V . The maximum recommended voltage into the EN pin is 6.5 V . For applications where the midpoint of the enable divider exceeds 6.5 V , a small zener can be added to limit this voltage.
The function of this resistive divider is to allow the designer to choose an input voltage below which the circuit will be disabled. This implements the feature of programmable under voltage lockout. This is often used in battery powered systems to prevent deep discharge of the system battery. It is also useful in system designs for sequencing of output rails or to prevent early turn-on of the supply as the main input voltage
rail rises at power-up. Applying the enable divider to the main input rail is often done in the case of higher input voltage systems where a lower boundary of operation should be established. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier in the powerup cycle than the LMZ12002 output rail. The two resistors should be chosen based on the following ratio:
$R_{\text {ENT }} / R_{\text {ENB }}=\left(V_{\text {IN UVLO }} / 1.18 \mathrm{~V}\right)-1$ (1)
The LMZ12002 demonstration and evaluation boards use $11.8 \mathrm{k} \Omega$ for $\mathrm{R}_{\text {ENB }}$ and $32.4 \mathrm{k} \Omega$ for $\mathrm{R}_{\text {ENT }}$ resulting in a rising UVLO of 4.5 V . This divider presents 5.34 V to the EN input when the divider input is raised to 20 V .

## OUTPUT VOLTAGE SELECTION

Output voltage is determined by a divider of two resistors connected between $\mathrm{V}_{\mathrm{O}}$ and ground. The midpoint of the divider is connected to the FB input. The voltage at FB is compared to a 0.8 V internal reference. In normal operation an on-time cycle is initiated when the voltage on the FB pin falls below 0.8 V . The main MOSFET on-time cycle causes the output voltage to rise and the voltage at the FB to exceed 0.8 V . As long as the voltage at FB is above 0.8 V , on-time cycles will not occur.
The regulated output voltage determined by the external divider resistors RFBT and RFBB is:
$\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}$ * ( $1+\mathrm{R}_{\mathrm{FBT}} / \mathrm{R}_{\mathrm{FBB}}$ ) (2)
Rearranging terms; the ratio of the feedback resistors for a desired output voltage is:
$R_{\text {FBT }} / R_{\text {FBB }}=\left(V_{O} / 0.8 \mathrm{~V}\right)-1$ (3)
These resistors should be chosen from values in the range of 1.0 kohm to 10.0 kohm.

For $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}$ the FB pin can be connected to the output directly so long as an output preload resistor remains that draws more than 20uA. Converter operation requires this minimum load to create a small inductor ripple current and maintain proper regulation when no load is present.
A feed-forward capacitor is placed in parallel with $R_{\text {FBT }}$ to improve load step transient response. Its value is usually determined experimentally by load stepping between DCM and CCM conduction modes and adjusting for best transient response and minimum output ripple.
A table of values for $R_{\text {FBT }}, R_{\text {FBB }}, C_{F F}$ and $R_{O N}$ is included in the applications schematic.

## SOFT-START CAPACITOR SELECTION

Programmable soft-start permits the regulator to slowly ramp to its steady state operating point after being enabled, thereby reducing current inrush from the input supply and slowing the output voltage rise-time to prevent overshoot.
Upon turn-on, after all UVLO conditions have been passed, an internal 8uA current source begins charging the external soft-start capacitor. The soft-start time duration to reach steady state operation is given by the formula:
$t_{S S}=V_{\text {REF }}{ }^{*} \mathrm{C}_{\mathrm{SS}} / \mathrm{Iss}=0.8 \mathrm{~V} * \mathrm{C}_{\mathrm{SS}} / 8 \mathrm{uA}$ (4)
This equation can be rearranged as follows:
$\mathrm{C}_{\mathrm{SS}}=\mathrm{t}_{\mathrm{SS}} * 8 \mu \mathrm{~A} / 0.8 \mathrm{~V}$ (5)
Use of a $0.022 \mu \mathrm{~F}$ capacitor results in 2.2 msec soft-start duration. This is recommended as a minimum value.
As the soft-start input exceeds 0.8 V the output of the power stage will be in regulation. The soft-start capacitor continues charging until it reaches approximately 3.8 V on the SS pin. Voltage levels between 0.8 V and 3.8 V have no effect on other
circuit operation. Note that the following conditions will reset the soft-start capacitor by discharging the SS input to ground with an internal $200 \mu \mathrm{~A}$ current sink.

- The enable input being "pulled low"
- Thermal shutdown condition
- Over-current fault
- Internal Vcc UVLO (Approx 4V input to $\mathrm{V}_{\mathrm{IN}}$ )


## $\mathrm{C}_{\mathrm{o}}$ SELECTION

None of the required $\mathrm{C}_{\mathrm{O}}$ output capacitance is contained within the module. At a minimum, the output capacitor must meet the worst case minimum ripple current rating of 0.5 * $\left.\right|_{\text {LR P-P }}$, as calculated in equation (19) below. Beyond that, additional capacitance will reduce output ripple so long as the ESR is low enough to permit it. A minimum value of $10 \mu \mathrm{~F}$ is generally required. Experimentation will be required if attempting to operate with a minimum value. Ceramic capacitors or other low ESR types are recommended. See AN-2024 for more detail.
The following equation provides a good first pass approximation of $\mathrm{C}_{\mathrm{O}}$ for load transient requirements:
$\mathrm{C}_{\mathrm{O}} \geq \mathrm{I}_{\text {STEP }}{ }^{*} \mathrm{~V}_{\mathrm{FB}}{ }^{*} \mathrm{~L}^{*} \mathrm{~V}_{\text {IN }} /\left(4^{*} \mathrm{~V}_{\mathrm{O}}{ }^{*}\left(\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\mathrm{O}}\right)^{*} \mathrm{~V}_{\text {OUT-TRAN }}\right)(6)$
Solving:
$\mathrm{C}_{\mathrm{O}} \geq 2 \mathrm{~A}^{\star} 0.8 \mathrm{~V}^{*} 10 \mu \mathrm{H}^{\star} 12 \mathrm{~V} /\left(4^{*} 3.3 \mathrm{~V}^{*}(12 \mathrm{~V}-3.3 \mathrm{~V})^{*} 33 \mathrm{mV}\right)$
$\geq 50 \mu \mathrm{~F}$ (7)
The LMZ12002 demonstration and evaluation boards are populated with a 100 uF 6.3 V X5R output capacitor. Locations for extra output capacitors are provided. See AN-2024 for locations.

## $\mathrm{C}_{\text {IN }}$ SELECTION

The LMZ12002 module contains an internal $0.47 \mu \mathrm{~F}$ input ceramic capacitor. Additional input capacitance is required external to the module to handle the input ripple current of the application. This input capacitance should be located in very close proximity to the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance value. Worst case input ripple current rating is dictated by the equation:
$\mathrm{I}\left(\mathrm{C}_{\mathrm{IN}(\mathrm{RMS})}\right) \cong 1 / 2 * \mathrm{I}_{\mathrm{O}}$ * $\sqrt{ }(\mathrm{D} / 1-\mathrm{D})(8)$
where $D \cong V_{0} / V_{I N}$
(As a point of reference, the worst case ripple current will occur when the module is presented with full load current and when $\mathrm{V}_{\mathrm{IN}}=2{ }^{*} \mathrm{~V}_{\mathrm{O}}$ ).
Recommended minimum input capacitance is 10uF X7R ceramic with a voltage rating at least $25 \%$ higher than the maximum applied input voltage for the application. It is also recommended that attention be paid to the voltage and temperature deratings of the capacitor selected. It should be noted that ripple current rating of ceramic capacitors may be missing from the capacitor data sheet and you may have to contact the capacitor manufacturer for this rating.
If the system design requires a certain minimum value of input ripple voltage $\Delta \mathrm{V}_{\text {IN }}$ be maintained then the following equation may be used.
$\mathrm{C}_{\mathrm{IN}} \geq \mathrm{I}_{\mathrm{O}}{ }^{*} \mathrm{D}$ * (1-D)/f $\mathrm{f}_{\mathrm{SW}-\mathrm{CCM}}{ }^{*} \Delta \mathrm{~V}_{\text {IN }}(9)$
If $\Delta \mathrm{V}_{\text {IN }}$ is $1 \%$ of $\mathrm{V}_{\text {IN }}$ for a 20 V input to 3.3 V output application this equals 200 mV and $\mathrm{f}_{\mathrm{Sw}}=400 \mathrm{kHz}$.
$\mathrm{C}_{\mathrm{IN}^{2}} \geq 2 \mathrm{~A} * 3.3 \mathrm{~V} / 20 \mathrm{~V}$ * $(1-3.3 \mathrm{~V} / 20 \mathrm{~V}) /(400000$ * 0.200 V$)$
$\geq 3.4 \mu \mathrm{~F}$

Additional bulk capacitance with higher ESR may be required to damp any resonant effects of the input capacitance and parasitic inductance of the incoming supply lines.
$R_{\text {ON }}$ RESISTOR SELECTION
Many designs will begin with a desired switching frequency in mind. For that purpose the following equation can be used.
$\mathrm{f}_{\mathrm{SW}(\mathrm{CCM})} \cong \mathrm{V}_{\mathrm{O}} /\left(1.3 * 10-10 * R_{\mathrm{ON}}\right)(10)$
This can be rearranged as
$\mathrm{R}_{\mathrm{ON}} \cong \mathrm{V}_{\mathrm{O}} /\left(1.3^{*} 10^{-10}{ }^{*} \mathrm{f}_{\mathrm{SW}(\mathrm{CCM})}\right.$ (11)
The selection of RON and $f_{\text {Sw(ССм) }}$ must be confined by limitations in the on-time and off-time for the COT control section.
The on-time of the LMZ12002 timer is determined by the resistor $R_{O N}$ and the input voltage $V_{I N}$. It is calculated as follows:
$\mathrm{t}_{\mathrm{ON}}=\left(1.3 * 10^{-10} * \mathrm{R}_{\mathrm{ON}}\right) / \mathrm{V}_{\text {IN }}$ (12)
The inverse relationship of $t_{O N}$ and $V_{\text {IN }}$ gives a nearly constant switching frequency as VIN is varied. $\mathrm{R}_{\mathrm{ON}}$ should be selected such that the on-time at maximum $\mathrm{V}_{\text {IN }}$ is greater than 150 ns . The on-timer has a limiter to ensure a minimum of 150 ns for $t_{O N}$. This limits the maximum operating frequency, which is governed by the following equation:
$f_{\mathrm{SW}(\text { MAX })}=\mathrm{V}_{\mathrm{O}} /\left(\mathrm{V}_{\text {IN(MAX) }}{ }^{*} 150 \mathrm{nsec}\right)$ (13)
This equation can be used to select $\mathrm{R}_{\mathrm{ON}}$ if a certain operating frequency is desired so long as the minimum on-time of 150 ns is observed. The limit for $\mathrm{R}_{\mathrm{ON}}$ can be calculated as follows:
$\mathrm{R}_{\mathrm{ON}} \geq \mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}{ }^{*} 150 \mathrm{nsec} /\left(1.3^{*} 10-10\right)$ (14)
If $R_{O N}$ calculated in (11) is less than the minimum value determined in (14) a lower frequency should be selected. Alternatively, $\mathrm{V}_{\operatorname{IN}(\mathrm{MAX})}$ can also be limited in order to keep the frequency unchanged.
Additionally note, the minimum off-time of 260 ns limits the maximum duty ratio. Larger $\mathrm{R}_{\mathrm{ON}}$ (lower $\mathrm{F}_{\mathrm{SW}}$ ) should be selected in any application requiring large duty ratio.

Discontinuous Conduction and Continuous Conduction Modes
At light load the regulator will operate in discontinuous conduction mode (DCM). With load currents above the critical conduction point, it will operate in continuous conduction mode (CCM). When operating in DCM the switching cycle begins at zero amps inductor current; increases up to a peak value, and then recedes back to zero before the end of the off-time. Note that during the period of time that inductor current is zero, all load current is supplied by the output capacitor. The next on-time period starts when the voltage on the at the FB pin falls below the internal reference. The switching frequency is lower in DCM and varies more with load current as compared to CCM. Conversion efficiency in DCM is maintained since conduction and switching losses are reduced with the smaller load and lower switching frequency. Operating frequency in DCM can be calculated as follows:
$\mathrm{f}_{\mathrm{SW}(\mathrm{DCM})} \cong \mathrm{V}_{\mathrm{O}}{ }^{*}\left(\mathrm{~V}_{\text {IN }}-1\right)^{*} 10 \mu \mathrm{H}^{*} 1.18^{*} 10^{20 *} \mathrm{I}_{\mathrm{O}} /\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{O}}\right)^{*} \mathrm{R}_{\mathrm{ON}}{ }^{2}$ (15)
In CCM, current flows through the inductor through the entire switching cycle and never falls to zero during the off-time. The switching frequency remains relatively constant with load current and line voltage variations. The CCM operating frequency can be calculated using equation 7 above.
Following is a comparison pair of waveforms of the showing both CCM (upper) and DCM operating modes.

CCM and DCM Operating Modes
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A} / 0.26 \mathrm{~A} 2 \mu \mathrm{sec} / \mathrm{div}$


30114712
The approximate formula for determining the DCM/CCM boundary is as follows:
$\mathrm{I}_{\mathrm{DCB}} \approx \mathrm{V}_{\mathrm{O}}{ }^{*}\left(\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\mathrm{O}}\right) /\left(2^{*} 10 \mu \mathrm{H}^{*} \mathrm{f}_{\mathrm{SW}}(\mathrm{CCM}) * \mathrm{~V}_{\text {IN }}\right)(16)$
Following is a typical waveform showing the boundary condition.

Transition Mode Operation
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.29 \mathrm{~A} 2 \mu \mathrm{sec} / \mathrm{div}$


30114714
The inductor internal to the module is $10 \mu \mathrm{H}$. This value was chosen as a good balance between low and high input voltage applications. The main parameter affected by the inductor is the amplitude of the inductor ripple current ( $\mathrm{I}_{\mathrm{LR}}$ ). $\mathrm{I}_{\mathrm{LR}}$ can be calculated with:
$\mathrm{I}_{\text {LR P-P }}=\mathrm{V}_{\mathrm{O}}{ }^{*}\left(\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\mathrm{O}}\right) /\left(10 \mu \mathrm{H}^{*} \mathrm{f}_{\mathrm{SW}}{ }^{*} \mathrm{~V}_{\text {IN }}\right)(17)$
Where $\mathrm{V}_{\mathrm{IN}}$ is the maximum input voltage and $\mathrm{f}_{\mathrm{SW}}$ is determined from equation 10.
If the output current $\mathrm{I}_{\mathrm{O}}$ is determined by assuming that $\mathrm{I}_{\mathrm{O}}=$ $\mathrm{I}_{\mathrm{L}}$, the higher and lower peak of $\mathrm{I}_{\mathrm{LR}}$ can be determined. Be aware that the lower peak of $\mathrm{ILR}^{\text {must be positive if CCM op- }}$ eration is required.

## POWER DISSIPATION AND BOARD THERMAL REQUIREMENTS

For the design case of $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}, \mathrm{~T}_{\text {AMB }}$ (MAX) $=85^{\circ} \mathrm{C}$, and $\mathrm{T}_{\text {JUNCTION }}=125^{\circ} \mathrm{C}$, the device must see a thermal resistance from case to ambient of:
$\theta_{C A}<\left(T_{J-M A X}-T_{\text {AMB(MAX) }}\right) / P_{\text {IC-LOSS }}-\theta_{J C}$
Given the typical thermal resistance from junction to case to be $1.9^{\circ} \mathrm{C} / \mathrm{W}$.Use the $85^{\circ} \mathrm{C}$ power dissipation curves in the Typical Performance Characteristics section to estimate the
$\mathrm{P}_{\text {IC-Loss }}$ for the application being designed. In this application it is 1.2 W
$\theta_{C A}<(125-85) / 1.2 W-1.9=31.4$
To reach $\theta_{\mathrm{CA}}=31.4$, the PCB is required to dissipate heat effectively. With no airflow and no external heat, a good estimate of the required board area covered by 1 oz . copper on both the top and bottom metal layers is:
Board Area_cm ${ }^{2}=500^{\circ} \mathrm{C} \mathrm{x} \mathrm{cm}^{2} / \mathrm{W} / \theta_{\mathrm{Jc}}$ (19)
As a result, approximately 15.9 square cm of 1 oz copper on top and bottom layers is required for the PCB design. The PCB copper heat sink must be connected to the exposed pad. Approximately thirty six, 10 mils ( $254 \mu \mathrm{~m}$ ) thermal vias spaced 59 mils ( 1.5 mm ) apart must connect the top copper to the bottom copper. For an example of a high thermal performance PCB layout, refer to the demo board application note AN-2024.

## PC BOARD LAYOUT GUIDELINES

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DCDC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.


30114711

## 1. Minimize area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt current paths during PC board layout. The high current loops that do not overlap have high di/dt content that will cause observable high frequency noise on the output pin if the input capacitor $\mathrm{C}_{\mathrm{IN} 1}$ is placed a distance away for the LMZ12002. Therefore physically place $\mathrm{C}_{\mathrm{IN} 1}$ asa close as possible to the LMZ12002 VIN and GND exposed pad. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).

## 2. Have a single point ground.

The ground connections for the feedback, soft-start, and enable components should be routed to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.

## 3. Minimize trace length to the FB pin.

Both feedback resistors, $R_{F B T}$ and $R_{F B B}$, and the feed forward capacitor $\mathrm{C}_{\mathrm{FF}}$, should be located close to the FB pin. Since the FB node is high impedance, maintain the copper area as small as possible. The trace are from $R_{F B T}, R_{\text {FBB }}$, and $C_{F F}$
should be routed away from the body of the LMZ12002 to minimize noise.

## 4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made to the load. Doing so will correct for voltage drops and provide optimum output accuracy.

## 5. Provide adequate device heat-sinking.

Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a $6 \times 6$ via array with minimum via diameter of $10 \mathrm{mils}(254 \mu \mathrm{~m})$ thermal vias spaced $59 \mathrm{mils}(1.5 \mathrm{~mm}$ ). Ensure enough copper area is used for heatsinking to keep the junction temperature below $125^{\circ} \mathrm{C}$.

## Additional Features

## OUTPUT OVER-VOLTAGE COMPARATOR

The voltage at FB is compared to a 0.92 V internal reference. If FB rises above 0.92 V the on-time is immediately terminated. This condition is known as over-voltage protection (OVP). It can occur if the input voltage is increased very suddenly or if the output load is decreased very suddenly. Once OVP is activated, the top MOSFET on-times will be inhibited until the condition clears. Additionally, the synchronous MOSFET will remain on until inductor current falls to zero.

## CURRENT LIMIT

Current limit detection is carried out during the off-time by monitoring the current in the synchronous MOSFET. Referring to the Functional Block Diagram, when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 2.85 A (typical) the current limit comparator disables the start of the next on-time period. The next switching cycle will occur only if the FB input is less than 0.8 V and the inductor current has decreased below 2.85A. Inductor current is monitored during the period of time the synchronous MOSFET is conducting. So long as inductor current exceeds 2.85A, further on-time intervals for the top MOSFET will not occur. Switching frequency is lower during current limit due to the longer off-time. It should also be noted that current limit is dependent on both duty cycle and temperature as illustrated in the graphs in the typical performance section.

## THERMAL PROTECTION

The junction temperature of the LMZ12002 should not be allowed to exceed its maximum ratings. Thermal protection is implemented by an internal Thermal Shutdown circuit which activates at $165{ }^{\circ} \mathrm{C}$ (typ) causing the device to enter a low power standby state. In this state the main MOSFET remains off causing $\mathrm{V}_{\mathrm{O}}$ to fall, and additionally the CSS capacitor is discharged to ground. Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature falls back below $145^{\circ} \mathrm{C}$ (typ Hyst = $20^{\circ} \mathrm{C}$ ) the SS pin is released, $\mathrm{V}_{\mathrm{O}}$ rises smoothly, and normal operation resumes.
Applications requiring maximum output current especially those at high input voltage may require application derating at elevated temperatures.

## ZERO COIL CURRENT DETECTION

The current of the lower (synchronous) MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next on-time. This circuit enables the DCM operating mode, which improves efficiency at light loads.

## PRE-BIASED STARTUP

The LMZ12002 will properly start up into a pre-biased output. This startup situation is common in multiple rail logic applications where current paths may exist between different power rails during the startup sequence. The following scope capture shows proper behavior during this event.


30114725

Evaluation Board Schematic Diagram


| Ref Des | Description | Case Size | Case Size | Manufacturer P/N |
| :---: | :---: | :---: | :---: | :---: |
| U1 | SIMPLE SWITCHER ® | TO-PMOD-7 | National Semiconductor | LMZ12002 TZ |
| $\mathrm{C}_{\mathrm{in} 1}$ | $1 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$ | 1206 | Taiyo Yuden | UMK316B7105KL-T |
| $\mathrm{C}_{\text {in2 }}$ | $10 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{X7R}$ | 1210 | Taiyo Yuden | UMK325BJ106MM-T |
| $\mathrm{C}_{01}$ | $1 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$ | 1206 | Taiyo Yuden | 'UMK316B7105KL-T |
| $\mathrm{C}_{02}$ | $100 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X7R}$ | 1210 | Taiyo Yuden | JMK325BJ10CR7MM-T |
| $\mathrm{R}_{\text {FBT }}$ | $1.37 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW06031K37FKEA |
| $\mathrm{R}_{\text {FBB }}$ | $1.07 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW06031K07FKEA |
| $\mathrm{R}_{\mathrm{ON}}$ | $32.4 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW060332K4FKEA |
| $\mathrm{R}_{\text {ENT }}$ | $32.4 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW060332K4FKEA |
| $\mathrm{R}_{\text {ENB }}$ | $11.8 \mathrm{k} \Omega$ | 0603 | Vishay Dale | CRCW060311k8FKEA |
| $\mathrm{C}_{\text {FF }}$ | $22 \mathrm{nF}, \pm 10 \%, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | 0603 | TDK | C1608X7R1H223K |
| $\mathrm{C}_{S S}$ | $22 \mathrm{nF}, \pm 10 \%, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | 0603 | TDK | C1608X7R1H223K |



30114716


30114717

Physical Dimensions inches (millimeters) unless otherwise noted


## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

| Products |  | Design Support |  |
| :--- | :--- | :--- | :--- |
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage References | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Applications \& Markets | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempsensors | SolarMagicTM | www.national.com/solarmagic |
| PLL/VCO | www.national.com/wireless | PowerWise $® ~ D e s i g n ~$ <br> University | www.national.com/training |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2010 National Semiconductor Corporation
For the most current product information visit us at www.national.com

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| National Semiconductor | National Semiconductor Europe | National Semiconductor Asia | National Semiconductor Japan |
| Americas Technical | Technical Support Center | Pacific Technical Support Center | Technical Support Center |
| Support Center | Email: europe.support@nsc.com | Email: ap.support@nsc.com |  |
| Email: support@nsc.com |  |  |  |
| Tel: $1-800-272-9959$ |  |  |  |

[^0]
[^0]:    www.national.com

