

LM5100/LM5101 High Voltage High Side and Low Side Gate Driver **General Description**

The LM5100/LM5101 High Voltage Gate Drivers are designed to drive both the high side and the low side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of operating with supply voltages up to 100V. The outputs are independently controlled with CMOS input thresholds (LM5100) or TTL input thresholds (LM5101). An integrated high voltage diode is provided to charge the high side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high side gate driver. Under-voltage lockout is provided on both the low side and the high side power rails. This device is available in the standard SOIC-8 pin and the LLP-10 pin packages.

Features

- Drives both a high side and low side N-Channel MOSFET
- Independent high and low driver logic inputs (TTL for LM5101 or CMOS for LM5100)

Simplified Block Diagram

- Bootstrap supply voltage range up to 118V DC
- Fast propagation times (25 ns typical)
- Drives 1000 pF load with 15 ns rise and fall times
- Excellent propagation delay matching (3 ns typical)
- Supply rail under-voltage lockouts
- Low power consumption
- Pin compatible with HIP2100/HIP2101

Typical Applications

- Current Fed push-pull converters
- Half and Full Bridge power converters
- Synchronous buck converters
- Two switch forward power converters
- Forward with Active Clamp converters

Package

- SOIC-8
- LLP-10 (4 mm x 4 mm)





Connection Diagrams





FIGURE 2.

Ordering Information

Ordering Number	Package Type	NSC Package Drawing	Supplied As
LM5100/01M	SOIC-8	M08A	Shipped in anti static rails
LM5100/01MX	SOIC-8	M08A	2500 shipped as Tape & Reel
LM5100/01SD	LLP-10	SDC10A	1000 shipped as Tape & Reel
LM5100/01SDX	LLP-10	SDC10A	4500 shipped as Tape & Reel

Pin Description

Din #							
		Name	Description	Application Information			
SO-8	LLP-10			· · · · · · · · · · · · · · · · · · ·			
1	1	V _{DD}	Positive gate drive supply	Locally decouple to V _{SS} using low ESR/ESL capacitor located			
				as close to IC as possible.			
2	2	HB	High side gate driver	Connect the positive terminal of the bootstrap capacitor to HB			
			bootstrap rail	and the negative terminal to HS. The Bootstrap capacitor			
				should be place as close to IC as possible.			
3	3	НО	High side gate driver output	Connect to gate of high side MOSFET with a short low			
				inductance path.			
4	4	HS	High side MOSFET source	Connect to bootstrap capacitor negative terminal and the			
			connection	source of the high side MOSFET.			
5	7	HI	High side driver control input	The LM5100 inputs have CMOS type thresholds. The LM5101			
				inputs have TTL type thresholds. Unused inputs should be			
				tied to ground and not left open.			
6	8	LI	Low side driver control input	The LM5100 inputs have CMOS type thresholds. The LM5101			
				inputs have TTL type thresholds. Unused inputs should be			
				tied to ground and not left open.			
7	9	V _{SS}	Ground return	All signals are referenced to this ground.			
8	10	LO	Low side gate driver output	Connect to the gate of the low side MOSFET with a short low			
				inductance path.			

Note: For LLP-10 package, it is recommended that the exposed pad on the bottom of the LM5100 / LM5101 be soldered to ground plane on the PC board, and the ground plane should extend out from beneath the IC to help dissipate the heat. Pins 5 and 6 have no connection.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V_{DD} to V_{SS}	–0.3V to +18V
V_{HB} to V_{HS}	–0.3V to +18V
LI or HI Inputs	–0.3V to V _{DD} +0.3V
LO Output	–0.3V to V _{DD} +0.3V
HO Output	$V_{\rm HS}$ –0.3V to $V_{\rm HB}$ +0.3V
$\rm V_{HS}$ to $\rm V_{SS}$	-1V to +100V
$\rm V_{HB}$ to $\rm V_{SS}$	118V
Junction Temperature	+150°C

Storage Temperature Range ESD Rating HBM (Note 2) –55°C to +150°C 2 kV

Recommended Operating Conditions

V _{DD}	
HS	
HB	١
HS Slew Rate	
Junction Temperature	

+9V to +14V -1V to 100V V_{HS} +8V to V_{HS} +14V < 50 V/ns -40°C to +125°C

Electrical Characteristics

Specifications in standard typeface are for $T_J = +25$ °C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY C	URRENTS		•			
I _{DD}	V _{DD} Quiescent Current	LI = HI = 0V (LM5100)		0.1	0.2	m۸
		LI = HI = 0V (LM5101)		0.25	0.4	
I _{DDO}	V _{DD} Operating Current	f = 500 kHz		1.5	3	mA
I _{HB}	Total HB Quiescent Current	LI = HI = 0V		0.06	0.2	mA
I _{HBO}	Total HB Operating Current	f = 500 kHz		1.3	3	mA
I _{HBS}	HB to V _{SS} Current, Quiescent	$V_{HS} = V_{HB} = 100V$		0.05	10	μA
I _{HBSO}	HB to V _{SS} Current, Operating	f = 500 kHz		0.08		mA
INPUT PIN	S					
V _{IL}	Low Level Input Voltage Threshold		3	5.0		V
	(LM5100)			5.0		v
V _{IL}	Low Level Input Voltage Threshold		0.8	1.8		v
	(LM5101)					
VIH	High Level input Voltage Inreshold			5.5	8	V
	High Lovel Input Veltage Threshold					
VIH	(LM5101)			1.8	2.2	V
VIHYS	Input Voltage Hysteresis (LM5100)			0.5		V
R _I	Input Pulldown Resistance		100	200	500	kΩ
UNDER VO	DLTAGE PROTECTION					
V_{DDR}	V _{DD} Rising Threshold		6.0	6.9	7.4	V
V_{DDH}	V _{DD} Threshold Hysteresis			0.5		V
V_{HBR}	HB Rising Threshold		5.7	6.6	7.1	V
V _{HBH}	HB Threshold Hysteresis			0.4		V
BOOT STR	AP DIODE	_				
V _{DL}	Low-Current Forward Voltage	I _{VDD-HB} = 100 μA		0.6	0.9	V
V _{DH}	High-Current Forward Voltage	$I_{VDD-HB} = 100 \text{ mA}$		0.85	1.1	V
R _D	Dynamic Resistance	$I_{VDD-HB} = 100 \text{ mA}$		0.8	1.5	Ω
LO GATE	DRIVER					
V _{OLL}	Low-Level Output Voltage	I _{LO} = 100 mA		0.23	0.4	V
V _{OHL}	High-Level Output Voltage	$I_{LO} = -100 \text{ mA},$		0.35	0.55	v
		$V_{OHL} = V_{DD} - V_{LO}$				· · ·
IOHL	Peak Pullup Current	$V_{LO} = 0V$		1.6		A
I _{OLL}	Peak Pulldown Current	V _{LO} = 12V		1.8		A
HO GATE	DRIVER					
V _{OLH}	Low-Level Output Voltage	I _{HO} = 100 mA		0.23	0.4	V

Electrical Characteristics (Continued)

Specifications in standard typeface are for $T_J = +25^{\circ}C$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
HO GATE	DRIVER		•			
V _{OHH}	High-Level Output Voltage	$I_{HO} = -100 \text{ mA}$ $V_{OHH} = V_{HB} - V_{HO}$		0.35	0.55	V
I _{онн}	Peak Pullup Current	$V_{HO} = 0V$		1.6		A
I _{OLH}	Peak Pulldown Current	V _{HO} = 12V		1.8		A
THERMAL	RESISTANCE		-			
θ_{JA}	Junction to Ambient	SOIC-8		170		°C/W
		LLP-10 (Note 3)		40		

Switching Characteristics

Specifications in standard typeface are for $T_J = +25^{\circ}C$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO.

LMS100Lower Turn-Off Propagation Delay (LI Falling to LO Falling)2445 t_{LPHL} Lower Turn-Off Propagation Delay (HI Falling to HO Falling)2445 t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2445 t_{LPLH} Lower Turn-On Propagation Delay (HI Rising to HO Rising)2445 t_{HPLH} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MON} Delay Matching: Lower Turn-Off and Upper Turn-On210 t_{RC}, t_{FC} Either Output Rise/Fall Time $C_L = 1000 \text{ pF}$ 15 t_{RC}, t_{FC} Either Output Rise/Fall Time $C_L = 0.1 \ \mu\text{F}$ 0.6 t_{RC}, t_{FC} Either Output Rise/Fall Time $C_L = 0.00 \ \text{pF}$ 50 t_{RS} Bootstrap Diode Turn-Off Time $I_F = 20 \ \text{mA},$ $I_R = 200 \ \text{mA}$ 50 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to LO Falling)2556 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to HO Falling)2556 t_{LPHL} Upper Turn-Off Propagation Delay (LI Rising to LO Rising)2556 t_{HPLH} Upper Turn-Of Propagation Delay (LI Rising to HO Rising)2556 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MON} Delay Matching: Lower Turn-Off and Upper	Symbol	Parameter	Conditions	Min	Тур	Max	Units
l_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to LO Falling)2445 l_{HPHL} Upper Turn-Off Propagation Delay (HI Rising to LO Rising)2445 l_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2445 l_{HPLH} Upper Turn-On Propagation Delay (HI Rising to HO Rising)2445 l_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 l_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 l_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On $C_L = 1000 \text{ pF}$ 15 $l_{re,0}$ t_{rec}Either Output Rise/Fall Time (3V to 9V) $C_L = 0.1 \mu F$ 0.6 l_{rew} Minimum Input Pulse Width that Changes the Output500 l_{res} Bootstrap Diode Turn-Off Time Falling to LO Falling) $l_F = 20 \text{ mA}$, $l_P = 200 \text{ mA}$ 50 $LMS101$ Lower Turn-Off Propagation Delay (LI Falling to HO Falling)2556 l_{reHL} Lower Turn-Off Propagation Delay (LI Falling to HO Falling)2556 l_{reHL} Upper Turn-Of Propagation Delay (HI Falling to HO Rising)2556 l_{reHL} Upper Turn-Off Propagation Delay (HI Falling to HO Rising)2556 <th>LM5100</th> <th></th> <th>I</th> <th>1</th> <th>1</th> <th>1</th> <th>I</th>	LM5100		I	1	1	1	I
t_{HPHL} Upper Turn-Off Propagation Delay (HI Falling to HO Falling)2445 t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2445 t_{HPLH} Upper Turn-On Propagation Delay (HI Rising to HO Rising)2445 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On210 t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On210 t_{MOFF} Either Output Rise/Fall Time (3V to 9V) $C_L = 1000 \text{ pF}$ 15 t_{R-}, t_{PC} Either Output Rise/Fall Time (3V to 9V) $C_L = 0.1 \ \mu\text{F}$ 0.6 t_{PW} Minimum Input Pulse Width that Changes the Output5010 t_{RS} Bootstrap Diode Turn-Off Time Is alling to LO Falling) $I_F = 20 \text{ mA},$ Is a 2556 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to LO Falling)2556 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to HO Falling)2556 t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2556 t_{HPLH} Upper Turn-On Propagation Delay (HI Rising to HO Rising)2556 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off Rising)210 t_{MOFF} Delay Matching: Lower Turn-On and Upper Turn-Off Rising)210 t_{MOFF} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MOFF}	t _{LPHL}	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)			24	45	ns
t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2445 t_{HPLH} Upper Turn-On Propagation Delay (HI Rising to HO Rising)2445 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MOFF} Delay Matching: Lower Turn-Off and 	t _{HPHL}	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)			24	45	ns
t_{HPLH} Upper Turn-On Propagation Delay (HI Rising to HO Rising)2445 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On210 t_{MOFF} Delay Matching: Lower Turn-Off and 	t _{LPLH}	Lower Turn-On Propagation Delay (LI Rising to LO Rising)			24	45	ns
t_{MON} Delay Matching: Lower Turn-Off210 t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On210 t_{RC}, t_{FC} Either Output Rise/Fall Time $C_L = 1000 \text{ pF}$ 15 $t_{R,r}, t_F$ Either Output Rise/Fall Time $C_L = 0.1 \mu F$ 0.6 $t_{R,r}, t_F$ Either Output Rise/Fall Time $C_L = 0.1 \mu F$ 0.6 t_{PW} Minimum Input Pulse Width that Changes the Output501 t_{es} Bootstrap Diode Turn-Off Time $I_F = 20 \text{ mA}$, $I_R = 200 \text{ mA}$ 50 t_{es} Weer Turn-Off Propagation Delay (LI 	t _{HPLH}	Upper Turn-On Propagation Delay (HI Rising to HO Rising)			24	45	ns
t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On 2 10 t_{RC} , t_{FC} Either Output Rise/Fall Time $C_L = 1000 \text{ pF}$ 1515 t_{R} , t_{F} Either Output Rise/Fall Time $C_L = 0.1 \mu F$ 0.6 0.6 t_{PW} Minimum Input Pulse Width that Changes the Output 50 10 t_{PW} Minimum Input Pulse Width that Changes the Output 50 10 t_{BS} Bootstrap Diode Turn-Off Time $I_F = 20 \text{ mA}$, 	t _{MON}	Delay Matching: Lower Turn-On and Upper Turn-Off			2	10	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{MOFF}	Delay Matching: Lower Turn-Off and Upper Turn-On			2	10	ns
t_{R}, t_{F} Either Output Rise/Fall Time (3V to 9V) $C_{L} = 0.1 \ \mu F$ 0.6 t_{PW} Minimum Input Pulse Width that Changes the Output 50 t_{BS} Bootstrap Diode Turn-Off Time $I_{F} = 20 \ mA$, $I_{R} = 200 \ mA$ 50 t_{BS} Bootstrap Diode Turn-Off Time $I_{F} = 20 \ mA$, $I_{R} = 200 \ mA$ 50 LM5101 $I_{F} = 20 \ mA$, $I_{R} = 200 \ mA$ 25 56 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to LO Falling) 25 56 t_{LPLH} Upper Turn-Off Propagation Delay (HI Falling to HO Falling) 25 56 t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising) 25 56 t_{HPLH} Upper Turn-On Propagation Delay (HI Rising to HO Rising) 25 56 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off 2 10 t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On 2 10	t _{RC} , t _{FC}	Either Output Rise/Fall Time	C _L = 1000 pF		15		ns
t_{PW} Minimum Input Pulse Width that Changes the Output50 t_{BS} Bootstrap Diode Turn-Off Time $I_F = 20 \text{ mA}$, $I_R = 200 \text{ mA}$ 50LM5101 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to LO Falling)2556 t_{HPHL} Upper Turn-Off Propagation Delay (HI Falling to HO Falling)2556 t_{HPHL} Upper Turn-Off Propagation Delay (LI Falling to HO Falling)2556 t_{HPLH} Upper Turn-On Propagation Delay (LI Rising to LO Rising)2556 t_{HPLH} Lower Turn-On Propagation Delay (LI Rising to HO Rising)2556 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On210 t_{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On210	t _R , t _F	Either Output Rise/Fall Time (3V to 9V)	$C_L = 0.1 \ \mu F$		0.6		μs
t_{BS} Bootstrap Diode Turn-Off Time $I_F = 20 \text{ mA}, I_R = 200 \text{ mA}$ 50LM5101 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to LO Falling)2556 t_{HPHL} Upper Turn-Off Propagation Delay (HI Falling to HO Falling)2556 t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2556 t_{HPLH} Lower Turn-On Propagation Delay (LI 	t _{PW}	Minimum Input Pulse Width that Changes the Output			50		ns
LM5101 t_{LPHL} Lower Turn-Off Propagation Delay (LI Falling to LO Falling)2556 t_{HPHL} Upper Turn-Off Propagation Delay (HI Falling to HO Falling)2556 t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2556 t_{HPLH} Upper Turn-On Propagation Delay (HI 	t _{BS}	Bootstrap Diode Turn-Off Time	I _F = 20 mA, I _R = 200 mA		50		ns
t_{LPHLLower Turn-Off Propagation Delay (LI Falling to LO Falling)2556t_HPHLUpper Turn-Off Propagation Delay (HI Falling to HO Falling)2556t_LPLHLower Turn-On Propagation Delay (LI Rising to LO Rising)2556t_HPLHUpper Turn-On Propagation Delay (LI 	LM5101			,	•	•	
t_{HPHLUpper Turn-Off Propagation Delay (HI Falling to HO Falling)2556t_LPLHLower Turn-On Propagation Delay (LI Rising to LO Rising)2556t_HPLHUpper Turn-On Propagation Delay (HI Rising to HO Rising)2556t_MONDelay Matching: Lower Turn-On and Upper Turn-Off2556t_MOFFDelay Matching: Lower Turn-Off and Upper Turn-On210t_more2210	t _{LPHL}	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)			25	56	ns
t_{LPLH} Lower Turn-On Propagation Delay (LI Rising to LO Rising)2556 t_{HPLH} Upper Turn-On Propagation Delay (HI Rising to HO Rising)2556 t_{MON} Delay Matching: Lower Turn-On and Upper Turn-Off210 t_{MOFF} Delay Matching: Lower Turn-Off and 	t _{HPHL}	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)			25	56	ns
t_{HPLH}Upper Turn-On Propagation Delay (HI Rising to HO Rising)2556t_{MON}Delay Matching: Lower Turn-On and Upper Turn-Off210t_{MOFF}Delay Matching: Lower Turn-Off and Upper Turn-On210t_{moFF}Delay Matching: Lower Turn-Off and 	t _{LPLH}	Lower Turn-On Propagation Delay (LI Rising to LO Rising)			25	56	ns
t _{MON} Delay Matching: Lower Turn-On and Upper Turn-Off 2 10 t _{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On 2 10 t _{moFF} Delay Matching: Lower Turn-Off and Upper Turn-On 2 10	t _{HPLH}	Upper Turn-On Propagation Delay (HI Rising to HO Rising)			25	56	ns
t _{MOFF} Delay Matching: Lower Turn-Off and Upper Turn-On 2 10 t_so_t_so_t_so_t_so_t_so_t_so_t_so_t_so	t _{MON}	Delay Matching: Lower Turn-On and Upper Turn-Off			2	10	ns
tEither Output Bise/Fall Time C1000 pE 15	t _{MOFF}	Delay Matching: Lower Turn-Off and Upper Turn-On			2	10	ns
	t _{RC} , t _{FC}	Either Output Rise/Fall Time	C _L = 1000 pF		15		ns
$t_{\rm R}, t_{\rm F}$ Either Output Rise/Fall Time (3V to 9V) $C_{\rm L} = 0.1 \ \mu F$ 0.6	t _R , t _F	Either Output Rise/Fall Time (3V to 9V)	C _L = 0.1 μF		0.6		μs

Switching Characteristics (Continued)

Specifications in standard typeface are for $T_J = +25^{\circ}C$, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LM5101						
t _{PW}	Minimum Input Pulse Width that Changes the Output			50		ns
t _{BS}	Bootstrap Diode Turn-Off Time	I _F = 20 mA, I _R = 200 mA		50		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. 2 kV for all pins except Pin 2, Pin 3 and Pin 4 which are rated at 500V.

Note 3: 4 layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.

Note 4: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 5: The θ_{JA} is not a given constant for the package and depends on the printed circuit board design and the operating environment.



Typical performance Characteristics LM5100 I_{DD} vs Frequency LM5101 I_{DD} vs Frequency 100000 100000 $V_{DD} = 12V$ V_{DD} 2200 pl = 4400 p 10000 †††πm С CURRENT (µA) CURRENT (µA) 10000 1000 1000 100 = 47[']0 pF 10 100 0.1 1 10 100 1000 0.1 1 10 100 FREQUENCY (kHz) FREQUENCY (kHz) 20088809 LM5100/LM5101 Operating Current vs Temperature **IHB vs Frequency** 1.20 100000 HΒ = 12V 1.15 I_{DDO} (LM5101) HS = 0V 1.10 C = 2200 pl 10000 1.05 CURRENT (mA) CURRENT (µA) 1.00 000 I_{DDO} (LM5100) 0.95 1000 0.90 I_{HBO} (LM5100, LM5101) 0.85 100 0.80 0.75 0.70 10 50 75 100 125 150 -50 -25 0 25 0.1 1 10 100 TEMPERATURE (°C) FREQUENCY (kHz) 20088811 **Quiescent Current vs Supply Voltage** LM5100/LM5101 Quiescent Current vs Temperature 400 350 350 300 I_{DD} (LM5101) I_{DD} (LM5101) 300 250 CURRENT (µA) CURRENT (µA) 250 200 200 150 I_{DD} (LM5100) 150 I_{DD} (LM5100) 100 100 50 50 I_{HB} (LM5100, LM5101) I_{HB} (LM5100, LM5101) 0 0 10 -25 75 100 125 150 8 12 14 16 18 -50 0 25 50 TEMPERATURE (°C) V_{DD}, V_{HB} (V) 20088818

1000

20088810

1000

20088814

20088819

Typical performance Characteristics (Continued)

Undervoltage Rising Thresholds vs Temperature



Bootstrap Diode Forward Voltage



LO and HO Gate Drive—High Level Output Voltage vs Temperature



LM5100 Undervoltage Threshold Hysteresis vs Temperature 0.60 0.55



20088817





LO and HO Gate Drive—Low Level Output Voltage vs Temperature



LM5100/LM5101

Downloaded from Elcodis.com electronic components distributor

Typical performance Characteristics (Continued)

LM5100 Propagation Delay vs Temperature





LM5100/LM5101

LM5100/LM5101

Timing Diagram





FIGURE 3.

Layout Considerations

The optimum performance of high and low side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

- 1. A low ESR / ESL capacitor must be connected close to the IC, and between V_{DD} and V_{SS} pins and between HB and HS pins to support high peak currents being drawn from VDD during turn-on of the external MOSFET.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (V_{SS}).
- In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounging Considerations:

a) The first priority in designing grounding connections is to confine the high peak currents from charging and discharging the MOSFET gate in a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.

b) The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low side MOSFET body diode. The bootstrap capacitor is recharged on the cycle-by-cycle basis through the bootstrap diode from the ground referenced $V_{\rm DD}$ bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

Power Dissipation Considerations

The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver

losses are related to the switching frequency (f), output load capacitance on LO and HO (C_L), and supply voltage (V_{DD}) and can be roughly calculated as:

$$P_{DGATES} = 2 \bullet f \bullet C_{L} \bullet V_{DD}^{2}$$

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equation. This plot can be used to approximate the power losses due to the gate drivers.

Gate Driver Power Dissipation (LO + HO) V_{CC} = 12V, Neglecting Diode Losses



Power Dissipation Considerations

(Continued)

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to frequency. Larger capacitive loads require more current to recharge the bootstrap capacitor resulting in more losses. Higher input voltages ($V_{\rm IN}$) to the half bridge result in higher reverse recovery losses. The following plot was generated based on calculations and lab measurements of the diode recovery time and current under several operating conditions. This can be useful for approximating the diode power dissipation.





The total IC power dissipation can be estimated from the previous plots by summing the gate drive losses with the bootstrap diode losses for the intended application. Because the diode losses can be significant, an external diode placed in parallel (refer to *Figure 4*) with the internal bootstrap diode can be helpful in removing power from the IC. For this to be effective, the external diode must be placed close to the IC to minimize series inductance and have a significantly lower forward voltage drop than the internal diode.



FIGURE 4. LM5101 Driving MOSFETs Connected in Half-Bridge Configuration

Physical Dimensions inches (millimeters) unless otherwise noted





Controlling dimension is inch. Values in [] are millimeters. Notes: Unless otherwise specified.

1. Standard lead finish to be 200 microinches/5.08 micrometers minimum lead/tin (solder) on copper.

- 2. Dimension does not include mold flash.
- 3. Reference JEDEC registration MS-012, Variation AA, dated May 1990.

SOIC-8 Outline Drawing NS Package Number M08A



Notes: Unless otherwise specified.

- 1. For solder thickness and composition, see "Solder Information" in the packaging section of the National Semiconductor web page (www.national.com).
- 2. Maximum allowable metal burr on lead tips at the package edges is 76 microns.
- 3. No JEDEC registration as of May 2003.

LLP-10 Outline Drawing NS Package Number SDC10A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.