

SANYO Semiconductors **DATA SHEET**

LC863548C, LC863540C LC863532C, LC863528C— LC863524C, LC863520C LC863516C

CMOS IC
48K/40K/32K/28K/24K/20K/16K-byte ROM,
CGROM16K-byte
on-chip 640/512-byte RAM and 176×9-bit OSD RAM
8-bit 1-chip Microcontroller

Overview

The LC863548C/40C/32C/28C/24C/20C/16C are 8-bit single chip microcontrollers with the following on-chip functional blocks:

• CPU : Operable at a minimum bus cycle time of 0.424µs

• On-chip ROM capacity

Program ROM: 48K/40K/32K/28K/24K/20K/16K-bytes

CGROM: 16K-bytes
• On-chip RAM capacity: 640/512-bytes

OSD RAM : 176 × 9-bits
On-screen display controller

- Four channels × 6-bit AD Converter
- Three channels × 7-bit PWM
- Two channels × 16-bit timer/counter, 14-bit base timer
- IIC-bus compliant serial interface circuit (Multi-master type)
- ROM correction function
- 13-source 8-vectored interrupt system
- Integrated system clock generator and display clock generator

Only one X'tal oscillator (32.768kHz) for PLL reference is used for both generators.

All of the above functions are fabricated on a single chip.

Note: This product includes the IIC bus interface circuit. If you intend to use the IIC bus interface, please notify us of this in advance of our receiving your program ROM code order.

Purchase of SANYO IIC components conveys a license under the Philips IIC Patents Rights to use these components in an IIC system, provided that the system conforms to the IIC Standard Specification as defined by Philips.

Trademarks

IIC is a trademark of Philips Corporation.

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Features

■ Read-Only Memory (ROM) : 49152×8 -bits/ 40960×8 -bits/ 32768×8 -bits/

28672 × 8-bits/24576 × 8-bits/20480 × 8-bits/

 16384×8 -bits for program 16128×8 -bits for CGROM

■Random Access Memory (RAM) : 512 × 8-bits (working area) : LC863548C/40C

 384×8 -bits (working area) : LC863532C/28C/24C/20C/16C

128 × 8-bits (working or ROM correction function)

 176×9 -bits (for CRT display)

■OSD functions

• Screen display: 36 characters × 8 lines (by software)

• RAM : 176 words (9-bits per word)

Display area: $36 \text{ words} \times 4 \text{ lines}$ Control area: $8 \text{ words} \times 4 \text{ lines}$

Characters

Up to 252 kinds of 16×32 dot character fonts (4 characters including 1 test character are not programmable) Each font can be divided into two parts and used as two fonts (Ex. 16×16 dot character font \times 2)

• Various character attributes

Character colors : 16 colors (analog mode : 1 Vp-p output) /8 colors (digital mode)
Character background colors : 16 colors (analog mode : 1 Vp-p output) /8 colors (digital mode)
Fringe/shadow colors : 16 colors (analog mode : 1 Vp-p output) /8 colors (digital mode)
Full screen colors : 16 colors (analog mode : 1 Vp-p output) /8 colors (digital mode)

Rounding Underline

Italic character (slanting)

- Attribute can be changed without spacing
- Vertical display start line number can be set for each row independently (Rows can be overlapped)
- Horizontal display start position can be set for each row independently
- Horizontal pitch (9 to 16 dots) *1 and vertical pitch (1 to 32 dots) can be set for each row independently
- Different display modes can be set for each row independently

Caption • Text mode/OSD mode 1/OSD mode 2 (Quarter size) /Simplified graphic mode

• Ten character sizes *1

Horez. × Vert. =
$$(1 \times 1)$$
, (1×2) , (2×2) , (2×4) , (0.5×0.5)
 (1.5×1) , (1.5×2) , (3×2) , (3×4) , (0.75×0.5)

- Shuttering and scrolling on each row
- Simplified Graphic Display
- *1 Note: range depends on display mode: refer to the manual for details.

■Bus Cycle Time/Instruction-Cycle Time

Bus cycle time	Instruction cycle time	Clock divider	System clock oscillation	Oscillation frequency	Voltage
0.424μs	0.848µs	1/2 Internal VCO (Ref : X'tal 32.768kHz)		14.156MHz	4.5V to 5.5V
7.5µs	15.0μs	1/2	Internal RC	800kHz	4.5V to 5.5V
91.55μs	91.55µs 183.1µs 1/1 Crystal		Crystal	32.768kHz	4.5V to 5.5V
183.1μs	183.1µs 366.2µs 1/2 Crystal		32.768kHz	4.5V to 5.5V	

■Ports

• Input/Output Ports : 4 ports (24 terminals)
Data direction programmable in nibble units : 1 port (8 terminals)

(If the N-ch open drain output is selected by option, the corresponding port data can be read in output mode.)

Data direction programmable for each bit individually: 3 ports (16 terminals)

■AD converter

• 4-channels × 6-bit AD converters

■Serial interfaces

• IIC-bus compliant serial interface (Multi-master type)

Consists of a single built-in circuit with two I/O channels. The two data lines and two clock lines can be connected internally.

■PWM output

• 3-channels × 7-bit PWM

■Timer

• Timer 0 : 16-bit timer/counter

With 2-bit prescaler + 8-bit programmable prescaler

Mode 0: Two 8-bit timers with a programmable prescaler

Mode 1: 8-bit timer with a programmable prescaler + 8-bit counter

Mode 2: 16-bit timer with a programmable prescaler

Mode 3: 16-bit counter

The resolution of timer is 1 tCYC.

• Timer 1: 16-bit timer/ PWM

Mode 0: Two 8-bit timers

Mode 1:8-bit timer + 8-bit PWM

Mode 2: 16-bit timer

Mode 3: A variable-bit PWM (9 to 16 bits)

In mode 0/1, the resolution of timer/PWM is 1 tCYC

In mode 2/3, the resolution of timer/PWM is selectable by program; tCYC or 1/2 tCYC

• Base timer

Generate every 500ms overflow for a clock application

(using 32.768kHz crystal oscillation for the base timer clock)

Generate every 976µs, 3.9ms, 15.6ms, 62.5ms overflow

(using 32.768kHz crystal oscillation for the base timer clock)

Clock for the base timer is selectable from $32.768 \mathrm{kHz}$ crystal oscillation, system clock or programmable prescaler output of Timer 0

- ■Remote control receiver circuit (connected to the P73/INT3/T0IN terminal)
- Noise rejection function
- Polarity switching

■Watchdog timer

External RC circuit is required

Interrupt or system reset is activated when the timer overflows

■ROM correction function

Max 128-bytes/2 addresses

■Interrupts

- 13 sources 8 vectored interrupts
- 1. External Interrupt INT0
- 2. External Interrupt INT1
- 3. External Interrupt INT2, Timer/counter T0L (Lower 8-bits)
- 4. External Interrupt INT3, base timer
- 5. Timer/counter T0H (Upper 8-bits)
- 6. Timer T1H, Timer T1L
- 7. Vertical synchronous signal interrupt (\overline{VS}) , horizontal line (\overline{HS})
- 8. IIC, Software
- Interrupt priority control

Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible.

Low or high priority can be assigned to the interrupts from 3 to 8 listed above.

For the external interrupt INTO and INT1, low or highest priority can be set.

■Sub-routine stack level

• A maximum of 128 levels (stack is built in the internal RAM)

■Multiplication/division instruction

- 16-bits × 8-bits (7 instruction cycle times)
- 16-bits ÷ 8-bits (7 instruction cycle times)

■3 oscillation circuits

- Built-in RC oscillation circuit used for the system clock
- Built-in VCO circuit used for the system clock and OSD
- X'tal oscillation circuit used for base timer, system clock and PLL reference

■Standby function

• HALT mode

The HALT mode is used to reduce the power dissipation. In this operation mode, the program execution is stopped. This mode can be released by the interrupt request or the system reset.

• HOLD mode

The HOLD mode is used to stop the oscillations; RC (internal), VCO, and X'tal oscillations.

This mode can be released by the following conditions.

- 1. Pull the reset terminal (\overline{RES}) to low level.
- 2. Feed the selected level to either P70/INT0 or P71/INT1.

■Package

- MFP36SDJ (Lead-free type)
- DIP36S (Lead-free type)

■Development tools

Flash EEPROM : LC86F3548AEvaluation chip : LC863096

• Emulator : EVA86000 (main) + ECB863200A (evaluation chip board)


+ SUB863400A (sub board) + POD36-CABLE (cable) + POD36-DIP (for DIP36S)

or POD36-MFP (for MFP36SDJ)

No.A0118-4/17


Package Dimensions

unit: mm 3263




Package Dimensions

unit : mm 3170A




Pin Assignment



Top view

System Block Diagram



Pin Description

Pin Descr	1/0				Function				Option
	-	Negative power	eupply		Function				Ориоп
VSS				acillator					
XT1	1	Input terminal for	-						
XT2	0	1	Output terminal for crystal oscillator						
V _{DD}	-	Positive power	supply						
RES	I	Reset terminal							
FILT	0	Filter terminal for	or PLL						
VS	I	Vertical synchro	nization si	ignal input to	erminal				
HS	I	Horizontal sync	hronizatior	n signal inpu	ut terminal				
R	0	Red (R) output	terminal of	f RGB image	e output				
G	0	Green (G) outp	ut terminal	of RGB ima	age output				
В	0	Blue (B) output	terminal of	f RGB imag	e output				
BL	0	Fast blanking co	-		OSD image si	gnal			
Port 0	I/O	8-bit input/out	out port						Pull-up resistor
P00 to P07		Input/output countries (If the N-ch operand in outpute) Other function AD converter	en drain o t mode.) s	utput is sele	ected by optio		esponding port	data can be	provided/not provided Output Format CMOS/Nch-OD
Port 1	I/O	8-bit input/out		(F04 10 F07	. 4-criaririeis)	1			Output Format
P10 to P17		Input/output co (programmable • Other function P10 P11 P12 P13 P14 P15 P16	an be spec e pull-up re	esister provided in the control of t					CMOS/Nch-OD
		P17	Timer 1 (F	PWM) outpu	ut				
Port 3	I/O	4-bit input/output		-:e:1.e	-1-1-1-				
P30 to P33		Input/output co				acictor)			
Port 7	I/O	4-bit input/out	•	i programma	able pull-up it	2313161)			
P70 P71 to P73			th program : CMOS o INT0 inp Nch-Tr. INT1 inp INT2 inp INT3 inp Timer 0	nmable pull- out/HOLD re Output for v out/HOLD re out/Timer 0 o out (noise re event input	-up resister with programm elease input/ watchdog time elease input event input ejection filter c	er			
		Interrupt receive	or ioiillat, \	vocioi audit					
			rising	falling	rising/ falling	H level	L level	vector	
		INTO e	nable	enable	disable	enable	enable	03H	
		INT1 e	nable	enable	disable	enable	enable	0BH	
		INT2 e	nable	enable	enable	disable	disable	13H	
		INT3 e	nable	enable	enable	disable	disable	1BH	

Note: A capacitor of at least 10µF must be inserted between V_{DD} and V_{SS} when using this IC.

Continued on next page.

Continued from preceding page.

- Output form and existence of pull-up resistor for all ports can be specified for each bit.
- Programmable pull-up resistor is always connected regardless of port option, CMOS or N-ch open drain output in port 1.

• Port status in reset

Terminal	I/O	Pull-up resistor status at selecting CMOS output option
Port 0	1	Pull-up resistor OFF, ON after reset release
Port 1	ļ	Programmable pull-up resistor OFF

Absolute Maximum Ratings / Ta = 25°C, $V_{SS} = 0V$

D		0	Dia.	0 - 100			Liı	mits	
Para	ameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Maximun voltage	n supply	V _{DD} max	V _{DD}			-0.3		+6.5	
Input volt	tage	V _I (1)	RES, HS, VS			-0.3		V _{DD} +0.3	V
Output vo	oltage	V _O (1)	R, G, B, BL, FILT			-0.3		V _{DD} +0.3	
Input/out	put voltage	V _{IO}	Ports 0, 1, 3, 7			-0.3		V _{DD} +0.3	
High level	Peak output	IOPH(1)	Ports 0, 1, 3, 7	CMOS outputFor each pin.		-4			
output current	current	IOPH(2)	R, G, B, BL	CMOS outputFor each pin.		-5			
	Total	ΣΙΟΑΗ(1)	Ports 0, 1	The total of all pins.		-20			
	output	ΣΙΟΑΗ(2)	Ports 3, 7	The total of all pins.		-10			
	current	ΣΙΟΑΗ(3)	R, G, B, BL	The total of all pins.		-12			mA
Low	Peak	IOPL(1)	Ports 0, 1, 3	For each pin.				20	
level	output	IOPL(2)	Port 7	For each pin.				15	
output current	current	IOPL(3)	R, G, B, BL	For each pin.				5	
Current	Total	ΣIOAL(1)	Ports 0, 1	The total of all pins.				40	
	output	ΣIOAL(2)	Ports 3, 7	The total of all pins.				20	
	current	ΣIOAL(3)	R, G, B, BL	The total of all pins.				12	
Maximun	n power	Pd max	MFP36SDJ	Ta = -10 to +70°C				360	\^/
dissipation	on		DIP36S					610	mW
Operating temperat	g ure range	Topr				-10	_	+70	°C
Storage temperat	ure range	Tstg				-55	_	+125	

Recommended Operating Range / $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

		<u> </u>	· · · · · · · · · · · · · · · · · · ·	55				
Davamatas	Currele ed	Dina	Conditions			Limits		
Parameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Operating supply	V _{DD} (1)	V _{DD}	0.844μs ≤ tCYC ≤ 0.852μs		4.5		5.5	
voltage range	V _{DD} (2)		4μs ≤ tCYC ≤ 400μs		4.5		5.5	
Hold voltage	VHD	V _{DD}	RAMs and the registers data are kept in HOLD mode.		2.0		5.5	
High level input	V _{IH} (1)	Port 0	Output disable	4.5 to 5.5	0.6V _{DD}		V_{DD}	
voltage	V _{IH} (2)	Ports 1, 3 (Schumitt) Port 7 (Schumitt) port input/interrupt RES, HS, VS (Schumitt)	Output disable	4.5 to 5.5	0.75V _{DD}		V _{DD}	V
	V _{IH} (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V _{DD} -0.5		V _{DD}	

Continued on next page.

Continued from preceding page.

D	0	Dive	O and distance			Lim	its	
Parameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Low level input	V _{IL} (1)	Port 0	Output disable	4.5 to 5.5	VSS		0.2V _{DD}	
voltage	V _{IL} (2)	Ports 1, 3 (Schumitt) Port 7 (Schumitt) port input/interrupt RES, HS, VS (Schumitt)	Output disable	4.5 to 5.5	Vss		0.25V _{DD}	V
	V _{IL} (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V _{SS}		0.6V _{DD}	
Operation cycle time	tCYC(1)		All functions operating	4.5 to 5.5	0.844	0.848	0.852	
	tCYC(2)		OSD is not operating	4.5 to 5.5	0.844		400	μs
Oscillation frequency range	FmRC		Internal RC oscillation	4.5 to 5.5	0.4	0.8	3.0	MHz

Electrical Characteristics / $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Pins	Conditions			Limi	ts	
i arameter	Symbol	1 1113	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 3, 7	Output disable Pull-up MOS Tr. OFF VIN = VDD (Including the off-leak current of the output Tr.)	4.5 to 5.5			1	
	I _{IH} (2)	• RES • HS, VS	• V _{IN} = V _{DD}	4.5 to 5.5			1	
Low level input current	I _{IL} (1)	Ports 0, 1, 3, 7	Output disable Pull-up MOS Tr. OFF VIN = VSS (Including the off- leak current of the output Tr.)	4.5 to 5.5	-1			ł μA
	I _{IL} (2)	• RES • HS , VS	V _{IN} = V _{SS}	4.5 to 5.5	-1			
High level output voltage	V _{OH} (1)	• CMOS output of ports 0, 1, 3, 71 to 73	I _{OH} = -1.0mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (2)	R, G, B, BL	I _{OH} = -0.1mA R. G. B : digital mode	4.5 to 5.5	V _{DD} -0.5			
Low level	V _{OL} (1)	Ports 0, 1, 3, 71 to 73	I _{OL} = 10mA	4.5 to 5.5			1.5	V
output voltage	V _{OL} (2)	Ports 0, 3, 71 to 73	I _{OL} = 1.6mA	4.5 to 5.5			0.4	
	V _{OL} (3)	• R, G, B, BL • Port 1	I _{OL} = 3.0mA R. G. B : digital mode	4.5 to 5.5			0.4	
	V _{OL} (4)	Port 70	I _{OL} = 1mA	4.5 to 5.5			0.4	
Pull-up MOS Tr. resistance	Rpu	• Ports 0, 1, 3, 7	V _{OH} = 0.9V _{DD}	4.5 to 5.5	13	38	80	kΩ
Bus terminal short circuit resistance (SCL0 to SCL1, SDA0 to SDA1)	RBS	• P10 to P12 • P11 to P13		4.5 to 5.5		130	300	Ω
Hysteresis voltage	VHIS	• Ports 1, 3, 7 • RES • HS, VS	Output disable	4.5 to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	• f = 1MHz • Every other terminals are connected to V _{SS} . • Ta = 25°C	4.5 to 5.5		10		pF

IIC Input/Output Conditions / Ta = -10°C to +70°C, $V_{SS} = 0V$

Davamatas	Complete	Stan	dard	High	speed	unit
Parameter	Symbol	min	max	min	max	unit
SCL Frequency	fSCL	0	100	0	400	kHz
BUS free time between stop to start	tBUF	4.7	-	1.3	-	μs
HOLD time of start, restart condition	tHD ; STA	4.0	-	0.6	-	μs
L time of SCL	tLOW	4.7	-	1.3	-	μs
H time of SCL	tHIGH	4.0	-	0.6	-	μs
Set-up time of restart condition	tSU; STA	4.7	-	0.6	-	μs
HOLD time of SDA	tHD ; DAT	0	-	0	0.9	μs
Set-up time of SDA	tSU ; DAT	250	-	100	-	ns
Rising time of SDA, SCL	tR	-	1000	20 + 0.1Cb	300	ns
Falling time of SDA, SCL	tF		300	20 + 0.1Cb	300	ns
Set-up time of stop condition	tSU; STO	4.0	-	0.6	-	μs

Refer to figure 7

Note: Cb: Total capacitance of all BUS (unit: pF)

Pulse Input Conditions / $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Danamatan	0	D'	O and distance			Limi	ts	
Parameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	•INT0, INT1 •INT2/T0IN	Interrupt acceptable Timer 0-countable	4.5 to 5.5	1			
	tPIH(2) tPIL(2)	INT3/T0IN (1 tCYC is selected for noise rejection clock.)	Interrupt acceptable Timer 0-countable	4.5 to 5.5	2			
	tPIH(3) tPIL(3)	INT3/T0IN (16 tCYC is selected for noise rejection clock.)	Interrupt acceptable Timer 0-countable	4.5 to 5.5	32			tCYC
	tPIH(4) tPIL(4)	INT3/T0IN (64 tCYC is selected for noise rejection clock.)	Interrupt acceptable Timer 0-countable	4.5 to 5.5	128			
	tPIL(5)	RES	Reset acceptable	4.5 to 5.5	200			
	tPIH(6) tPIL(6)	HS, VS	Display position controllable (Note) The active edge of HS and VS must be apart at least 1 tCYC. Refer to figure 4.	4.5 to 5.5	3			μs
Rising/falling time	tTHL tTLH	HS	Refer to figure 4.	4.5 to 5.5			500	ns

AD Converter Characteristics / $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Davamatas	Come le a l	Dina	Conditions		Limits				
Parameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	N					6		bit	
Absolute precision	ET		(Note)				±1	LSB	
Conversion time	tCAD	Vref selection to conversion finish	1-bit conversion time = 2 x tCYC	4.5 to 5.5		1.69		μs	
Analog input voltage range	VAIN	AN4 to AN7			V _{SS}		V_{DD}	٧	
Analog port	IAINH		VAIN = V _{DD}				1		
input current	IAINL		VAIN = V _{SS}		-1			μΑ	

Note: Absolute precision does not include quantizing error (1/2LSB).

Analog Mode RGB Characteristics / $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Countries.	Dina	Pins Conditions —			Limit	s	
Parameter Symbol	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Analog output		R. G. B	Low level output		0.45	0.5	0.55	
voltage		Analog output mode	Intensity output	5 0	0.90	1.0	1.10	V
			Hi level output	5.0	1.35	1.5	1.65	
Time setting		R. G. B	70% 10pf load				50	ns

Sample Current Dissipation Characteristics / Ta = -10 °C to +70 °C, $V_{SS} = 0$ V

The sample current dissipation characteristics are the measurement result of SANYO provided evaluation board when the recommended circuit parameters shown in the sample oscillation circuit characteristics are used externally.

The currents through the output transistors and the pull-up MOS transistors are ignored.

Parameter	Symbol	Pins	Conditions			Limit	s	
Farameter	Symbol	FIIIS	Conditions	V _{DD} [V]	min	typ	max	unit
Current dissipation during basic operation (Note 3)	IDDOP(1)	V _{DD}	FmX'tal = 32.768kHz X'tal oscillation System clock: VCO VCO for OSD operating OSD is Digital mode Internal RC oscillation stops	4.5 to 5.5		9	22	A
	IDDOP(2)	V _{DD}	FmX'tal = 32.768kHz X'tal oscillation System clock: VCO VCO for OSD operating OSD is Analog mode Internal RC oscillation stops	4.5 to 5.5		18	32	mA
	IDDOP(3)	V _{DD}	FmX'tal = 32.768kHz X'tal oscillation System clock : X'tal (Instruction cycle time : 366.2µs) VCO for system VCO for OSD, internal RC oscillation stop Data slicer, AD converters stop	4.5 to 5.5		65	300	μА
Current dissipation in HALT mode (Note 3)	IDDHALT(1)	V _{DD}	HALT mode FmX'tal = 32.768kHz X'tal oscillation System clock : VCO VCO for OSD stops Internal RC oscillation stops	4.5 to 5.5		3	9	mA
	IDDHALT(2)	V _{DD}	HALT mode FmX'tal = 32.768kHz X'tal oscillation VCO for system stops VCO for OSD stops System clock : Internal RC	4.5 to 5.5		300	1000	
	IDDHALT(3)	V _{DD}	HALT mode FmX'tal = 32.768kHz X'tal oscillation VCO for system stops VCO for OSD stops System clock: X'tal (Instruction cycle time: 366.2μs)	4.5 to 5.5		57	200	μΑ
Current dissipation in HOLD mode (Note 3)	IDDHOLD	V _{DD}	HOLD mode All oscillation stops.	4.5 to 5.5		0.05	20	μΑ

Note 3: The currents through the output transistors and the pull-up MOS transistors are ignored.

Recommended Oscillation Circuit and Sample Characteristics

The sample oscillation circuit characteristics in the table below is based on the following conditions:

- Recommended circuit parameters are verified by an oscillator manufacturer using a SANYO provided oscillation evaluation board.
- Sample characteristics are the result of the evaluation with the recommended circuit parameters connected
 externally.

Recommended oscillation circuit and sample characteristics ($Ta = -10 \text{ to } +70^{\circ}\text{C}$)

	Frequency	Manufacturer	Oscillator	Recommended circuit parameters				Operating supply	Oscillation stabilizing time		Notes
				C1	C2	Rf	Rd	voltage range	typ	max]
	32.768kHz	Seiko Epson	C-002RX	18pF	18pF	OPEN	390kΩ	4.5 to 5.5V	1.0s	1.5s	

Notes: The oscillation stabilizing time period is the time until the VCO oscillation for the internal system becomes stable after the following conditions. (Refer to Figure 2.)

- 1. The V_{DD} becomes higher than the minimum operating voltage after the power is supplied.
- 2. The HOLD mode is released.

The sample oscillation circuit characteristics may differ applications.

For further assistance, please contact with oscillator manufacturer with the following notes in your mind.

- Since the oscillation frequency precision is affected by wiring capacity of the application board, etc., adjust the oscillation frequency on the production board.
- The above oscillation frequency and the operating supply voltage range are based on the operating temperature of -10°C to +70°C. For the use with the temperature outside of the range herein, or in the applications requiring high reliability such as car products, please consult with oscillator manufacturer.
- When using the oscillator which is not shown in the sample oscillation circuit characteristics, please consult with SANYO sales personnel.

Since the oscillation circuit characteristics are affected by the noise or wiring capacity because the circuit is designed with low gain in order to reduce the power dissipation, refer to the following notices.

- The distance between the clock I/O terminal (XT1 terminal XT2 terminal) and external parts should be as short as possible.
- The capacitors' VSS should be allocated close to the microcontroller's GND terminal and be away from other GND.
- The signal lines with rapid state changes or with large current should be allocated away from the oscillation circuit.






Figure 1 Recommended oscillation circuit



<Reset time and oscillation stabilizing time>



<HOLD release signal and oscillation stabilizing time>

Figure 2 Oscillation stabilizing time




Figure 3 Pulse input timing condition - 1




Figure 4 Pulse input timing condition - 2




Figure 5 Recommended Interface circuit





Figure 6 FILT recommended circuit

Note: Place FILT parts on board as close to the microcontroller as possible.



S: start conditionP: stop conditionSr: restart condition

tsp: spike suppression

Standard mode : not exist High speed mode : less than 50ns

Figure 7 IIC timing




Figure 8 R. G. B. analog output equivalent circuit

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2006. Specifications and information herein are subject to change without notice.