# **Document Title**

# 512M x 8 Bit / 1G x 8 Bit NAND Flash Memory

# **Revision History**

<u>Revision No</u>	<u>History</u>	Draft Date	<u>Remark</u>
0.0	1. Initial issue	Feb. 19. 2003	Advance
0.1	1. Add two-K9K4GXXU0M-YCB0/YIB0 Stacked Package	Mar. 31. 2003	Preliminary
0.2	1. The 3rd Byte ID after 90h ID read command is don't cared. The 5th Byte ID after 90h ID read command is deleted.	Apr. 9. 2003	Preliminary
0.3	<ol> <li>The K9W8G16U1M-YCB0,YIB0,PCB0,PIB0 is deleted in line up.</li> <li>Note is added.</li> <li>(VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less.)</li> <li>Pb-free Package is added.</li> <li>K9K4G08Q0M-PCB0,PIB0</li> <li>K9K4G08U0M-PCB0,PIB0</li> <li>K9K4G16U0M-PCB0,PIB0</li> <li>K9K4G16Q0M-PCB0,PIB0</li> <li>K9K4G16Q0M-PCB0,PIB0</li> <li>K9K4G16Q0M-PCB0,PIB0</li> <li>K9W8G08U1M-PCB0,PIB0</li> </ol>	Apr. 30. 2003	Preliminary
0.4	1. Added Addressing method for program operation.	Jan. 27. 2004	Preliminary
0.5	<ol> <li>The tADL(Address to Data Loading Time) is added.         <ul> <li>tADL Minimum 100ns</li> <li>tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle at program operation.</li> </ul> </li> <li>Added addressing method for program operation</li> <li>PKG(TSOP1) Dimension Change</li> </ol>	May.31. 2004	Preliminary
0.6	<ol> <li>Technical note is changed</li> <li>Notes of AC timing characteristics are added</li> <li>The description of Copy-back program is changed</li> <li>1.8V part is deleted</li> </ol>	Feb. 01. 2005	Preliminary
0.7	1. CE access time : 23ns->35ns (p.11)	Feb. 14. 2005	Preliminary
0.8	<ol> <li>The value of tREA is changed.(18ns-&gt;20ns)</li> <li>The value of output load capacitance is changed.</li> <li>EDO mode is added.</li> </ol>	May 4. 2005	
0.9	1. The flow chart to creat the initial invalid block table is changed.	May 6. 2005	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.



# 512M x 8 Bit / 1G x 8 Bit NAND Flash Memory

#### **PRODUCT LIST**

Part Number	Vcc Range	Organization	PKG Type	
K9K4G08U0M-Y,P	2.7 ~ 3.6V	X8	TSOP1	
K9W8G08U1M-Y,P	2.1 5.00	70	10011	

#### **FEATURES**

- Voltage Supply
- 2.7 V ~3.6 V
- Organization
- Memory Cell Array - (512M + 16,384K)bit x 8bit
- Data Register
- (2K + 64)bit x8bit
- Cache Register
- (2K + 64)bit x8bit
- Automatic Program and Erase - Page Program
- (2K + 64)Byte - Block Erase
- (128K + 4K)Byte
- Page Read Operation
- Page Size
- 2K-Byte
- Random Read : 25us(Max.) - Serial Access : 30ns(Min.)

- Fast Write Cycle Time
- Program time : 200µs(Typ.)
- Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- Endurance : 100K Program/Erase Cycles
- Data Retention : 10 Years
- Command Register Operation
- Cache Program Operation for High Performance Program
- Power-On Auto-Read Operation
- Intelligent Copy-Back Operation
- Unique ID for Copyright Protection
- Package :
- K9K4G08U0M-YCB0/YIB0
- 48 Pin TSOP I (12 x 20 / 0.5 mm pitch)
- K9W8G08U1M-YCB0/YIB0 : Two K9K4G08U0M stacked. 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)
- K9K4G08U0M-PCB0/PIB0 : Pb-FREE PACKAGE 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)
- K9W8G08U1M-PCB0/PIB0 : Two K9K4G08U0M stacked. 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)


### GENERAL DESCRIPTION

Offered in 512Mx8bit, the K9K4G08U0M is 4G bit with spare 128M bit capacity. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 200µs on the 2112-byte page and an erase operation can be performed in typical 2ms on a 128K-byte block. Data in the data page can be read out at 30ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9K4G08U0M's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. The K9K4G08U0M is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility. An ultra high density solution having two 4Gb stacked with two chip selects is also available in standard TSOPI package.




# **PIN CONFIGURATION (TSOP1)**

#### K9K4G08U0M-YCB0,PCB0/YIB0,PIB0



### PACKAGE DIMENSIONS


### 48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)



SAMSUNG ELECTRONICS


# **PIN CONFIGURATION (TSOP1)**

#### K9W8G08U1M-YCB0,PCB0/YIB0,PIB0



### PACKAGE DIMENSIONS

## 48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)



SAMSUNG ELECTRONICS

## **PIN DESCRIPTION**


Pin Name	Pin Function
I/O0 ~ I/O7	<b>DATA INPUTS/OUTPUTS</b> The I/O pins are used to input command, address and data, and to output data during read operations. The I/ O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	<b>COMMAND LATCH ENABLE</b> The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE	<b>ADDRESS LATCH ENABLE</b> The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of $\overline{WE}$ with ALE high.
CE / CE1	$\begin{array}{c} \textbf{CHIP ENABLE} \\ The \ \overline{CE} \ / \ \overline{CE} 1 \ input is the device selection control. When the device is in the Busy state, \ \overline{CE} \ / \ \overline{CE} 1 \ high is ignored, and the device does not return to standby mode in program or erase operation. Regarding \ \overline{CE} \ / \ \overline{CE} 1 \ control during read operation, refer to 'Page read' section of Device operation . \end{array}$
CE2	CHIP ENABLE The CE2 input enables the second K9K4G08U0M
RE	<b>READ ENABLE</b> The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.
WE	WRITE ENABLE The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
WP	WRITE PROTECT The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low.
R/B1/ R/B2	<b>READY/BUSY OUTPUT</b> The R/B / R/B1 output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
PRE	<b>POWER-ON READ ENABLE</b> The PRE controls auto read operation executed during power-on. The power-on auto-read is enabled when PRE pin is tied to Vcc.
Vcc	POWER Vcc is the power supply for device.
Vss	GROUND
N.C	NO CONNECTION Lead is not internally connected.

NOTE: Connect all Vcc and Vss pins of each device to common power supply outputs.


Do not leave Vcc or Vss disconnected.







# Figure 2-1. K9K4G08U0M Array Organization



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	
1st Cycle	Ao	A1	A2	Аз	A4	A5	A6	A7	Column Address
2nd Cycle	A8	A9	A10	A11	*L	*L	*L	*L	Column Address
3rd Cycle	A12	A13	A14	A15	A16	A17	A18	A19	Row Address
4th Cycle	A20	A21	A22	A23	A24	A25	A26	A27	Row Address
5th Cycle	A28	A29	*L	*L	*L	*L	*L	*L	Row Address

NOTE : Column Address : Starting Address of the Register.

\* L must be set to "Low".

\* The device ignores any additional input of address cycles than reguired.



### **Product Introduction**

The K9K4G08U0M is a 4224Mbit (4,429,185,024 bit) memory organized as 262,144 rows(pages) by 2112x8 columns. Spare 64 columns are located from column address of 2048~2111. A 2112-byte data register and a 2112-byte cache register are serially connected to each other. Those serially connected registers are connected to memory cell arrays for accommodating data transfer between the I/O buffers and memory cells during page read and page program operations. The memory array is made up of 32 cells that are serially connected to form a NAND structure. Each of the 32 cells resides in a different page. A block consists of two NAND structure d strings. A NAND structure consists of 32 cells. Total 1081344 NAND cells reside in a block. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 4096 separately erasable 128K-byte blocks. It indicates that the bit by bit erase operation is prohibited on the K9K4G08U0M.

The K9K4G08U0M has addresses multiplexed into 8 I/Os. This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing  $\overline{WE}$  to low while  $\overline{CE}$  is low. Those are latched on the rising edge of  $\overline{WE}$ . Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution. The 512M byte physical space requires 30 addresses, thereby requiring five cycles for addressing: 2 cycles of column address, 3 cycles of row address, in that order. Page Read and Page Program need the same five address cycles following the required command input. In Block Erase operation, however, only the three row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9K4G08U0M.

The device provides cache program in a block. It is possible to write data into the cache registers while data stored in data registers are being programmed into memory cells in cache program mode. The program performace may be dramatically improved by cache program when there are lots of pages of data to be programmed.

The device embodies power-on auto-read feature which enables serial access of data of the 1st page without command and address input after power-on.

In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another page without need for transporting the data to and from the external buffer memory. Since the time-consuming serial access and data-input cycles are removed, system performance for solid-state disk application is significantly increased.

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read	00h	30h	
Read for Copy Back	00h	35h	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Cache Program	80h	15h	
Copy-Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input <sup>*1</sup>	85h	-	
Random Data Output⁺¹	05h	E0h	
Read Status	70h		0

### Table 1. Command Sets

NOTE : 1. Random Data Input/Output can be executed in a page.

Caution : Any undefined command inputs are prohibited except for above command set of Table 1.



### **ABSOLUTE MAXIMUM RATINGS**

	Parameter	Symbol	Rating	Unit
Valtaga on any nin relative te	Noo	VIN/OUT -0.6 to + 4.6		V
Voltage on any pin relative to Vss		Vcc	-0.6 to + 4.6	v
Temperature Under Bias	K9K4G08U0M-XCB0	Taura	-10 to +125	00
	K9K4G08U0M-XIB0	TBIAS	-40 to +125	°C
Charles a Tarra a return	K9K4G08U0M-XCB0	Tana		00
Storage Temperature	K9K4G08U0M-XIB0	Тѕтс	-65 to +150	°C
Short Circuit Current		los	5	mA

NOTE :

1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.

Maximum DC voltage on input/output pins is Vcc.+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **RECOMMENDED OPERATING CONDITIONS**

(Voltage reference to GND, K9K4G08U0M-XCB0 :TA=0 to 70°C, K9K4G08U0M-XIB0:TA=-40 to 85°C)

Parameter	Symbol	Min	Тур.	Мах	Unit
Supply Voltage	Vcc	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	V

#### **DC AND OPERATING CHARACTERISTICS**(Recommended operating conditions otherwise noted.)

	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
Operating	Page Read with Serial Access	Icc1	tRC=30ns,	-	15	30			
Current	Program	Icc2	-	-	15	30	mA		
	Erase	Icc3	-	-	15	30			
Stand-by Cu	irrent(TTL)	Isb1	CE=VIH, WP=PRE=0V/Vcc	-	-	1			
Stand-by Cu	Stand-by Current(CMOS)		CE=Vcc-0.2, WP=PRE=0V/Vcc	-	20	100			
Input Leaka	Input Leakage Current		VIN=0 to Vcc(max)	±20		±20	μA		
Output Leak	age Current	Ilo	Vout=0 to Vcc(max)	±20		±20			
Input High V	/oltage	VIH*	-	0.8xVcc	-	Vcc+0.3			
Input Low V	Input Low Voltage, All inputs		ut Low Voltage, All inputs VIL*		-	-0.3	-	0.2xVcc	v
Output High Voltage Level		gh Voltage Level Voн K9l		2.4		-	v		
Output Low Voltage Level		Vol	K9K4G08U0M :IoL=2.1mA	-	-	0.4			
Output Low	Current(R/B)	IOL(R/B)	K9K4G08U0M :Vol=0.4V	8	10	-	mA		

NOTE :

1. VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less.

3. The typical value of the K9W8G08U1M's ISB2 is 40µA and the maximum value is 200µA.

4. The maximum value of K9W8G08U1M's ILI and ILO is  $\pm 40 \mu$ A.



#### VALID BLOCK

	Parameter	Symbol	Min	Max	Unit
K9K4G08U0M	Valid Block Number	N∨в	4016	4096	Blocks
K9W8G08U1M	Valid Block Number	N∨в	8032*	8192*	Blocks

NOTE :

1. The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of invalid blocks.

gram factory-marked bad blocks. Refer to the attached technical notes for appropriate management of invalid blocks.2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block, does not require Error Correction up to 1K program/erase cycles.

\* : Each K9K4G08U0M chip in the K9W8G08U1M has Maximum 80 invalid blocks.

# AC TEST CONDITION

(K9K4G08U0M-XCB0 :TA=0 to 70°C, K9K4G08U0M-XIB0:TA=-40 to 85°C K9K4G08U0M : Vcc=2.7V~3.6V unless otherwise noted)

Parameter	K9K4G08U0M				
Input Pulse Levels	0V to Vcc				
Input Rise and Fall Times	5ns				
Input and Output Timing Levels	Vcc/2				
Output Lood	1 TTL GATE and CL=50pF (K9K4G08U0M-Y,P)				
Output Load	1 TTL GATE and CL=30pF (K9W8G08U1M-Y,P)				

### CAPACITANCE(TA=25°C, Vcc=3.3V, f=1.0MHz)

ltem	Symbol	Test Condition	M	Unit		
item	Symbol	Test Condition	K9K4G08U0M	K9W8G08U1M	Offic	
Input/Output Capacitance	Cı/o	VIL=0V	20	40	pF	
Input Capacitance	Cin	VIN=0V	20	40	pF	

**NOTE** : Capacitance is periodically sampled and not 100% tested.

# **MODE SELECTION**

CLE	ALE	CE	WE	RE	WP	PRE		Mode
Н	L	L		Н	Х	Х	Read Mode	Command Input
L	Н	L		Н	Х	Х	I Cau Mode	Address Input(5clock)
Н	L	L		Н	Н	Х	Write Mode	Command Input
L	Н	L		Н	Н	Х	white mode	Address Input(5clock)
L	L	L		Н	Н	Х	Data Input	
L	L	L	Н	₹	Х	Х	Data Outpu	t
Х	Х	Х	Х	Н	Х	Х	During Rea	d(Busy)
Х	Х	Х	Х	Х	Н	Х	During Prog	gram(Busy)
Х	Х	Х	Х	Х	Н	Х	During Erase(Busy)	
Х	X <sup>(1)</sup>	Х	Х	Х	L	Х	Write Protect	
Х	Х	Н	Х	Х	0V/Vcc*2	0V/Vcc*2	Stand-by	

NOTE : 1. X can be VIL or VIH.

2. WP and PRE should be biased to CMOS high or CMOS low for standby.



## **Program / Erase Characteristics**

Parameter		Symbol	Min	Тур	Max	Unit
Program Time		tprog*1	-	200	700	μs
Dummy Busy Time for Cache Program		tcвsy*2		3	700	μS
Number of Partial Program Cycles	Main Array	Nop	-	-	4	cycles
in the Same Page	Spare Array		-	-	4	cycles
Block Erase Time		tBERS	-	2	3	ms

NOTE : 1. Typical program time is defined as the time within which more than 50% of the whole pages are programmed at Vcc of 3.3V and 25'C 2 14

2.Max. time of tCBSY	depends on timing	between internal	program	completion and data in	

Parameter	Symbol	Mi	n	Ма	ax	Unit
Farameter	Symbol	K9K4G08U0M*	K9K4G08U0M	K9K4G08U0M*	K9K4G08U0M	Unit
CLE setup Time	tcls*1	25	15	-	-	ns
CLE Hold Time	tclh	10	5	-	-	ns
CE setup Time	tcs⁺¹	35	20	-	-	ns
CE Hold Time	tсн	10	5	-	-	ns
WE Pulse Width	twp	25	15	-	-	ns
ALE setup Time	tals*1	25	15	-	-	ns
ALE Hold Time	talh	10	5	-	-	ns
Data setup Time	tDs <sup>*1</sup>	20	15	-	-	ns
Data Hold Time	tDH	10	5	-	-	ns
Write Cycle Time	twc	45	30	-	-	ns
WE High Hold Time	twн	15	10	-	-	ns
ALE to Data Loading Time	tadl*2	100	100	-	-	ns

# AC Timing Characteristics for Command / Address / Data Input

NOTES : 1. The transition of the corresponding control pins must occur only once while WE is held low.
 2. tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle.
 3. For cache program operation, the whole AC Charcateristics must be same as that of K9K4G08U0M\*.



# **AC Characteristics for Operation**

Parameter	Symphol	М	in	Ma	Unit		
Parameter	Symbol	K9K4G08U0M* K9K4G08U0M		K9K4G08U0M*	K9K4G08U0M		
Data Transfer from Cell to Register	tR	-	-	25	25	μS	
ALE to RE Delay	tar	10	10	10	-	ns	
CLE to RE Delay	<b>t</b> CLR	10	10	-	-	ns	
Ready to RE Low	trr	20	20	-	-	ns	
RE Pulse Width	tRP	25	15	-	-	ns	
WE High to Busy	twв	-	-	100	100	ns	
Read Cycle Time	tRC	50	30	-	-	ns	
RE Access Time	<b>t</b> REA	-	-	30	20	ns	
CE Access Time	<b>t</b> CEA	-	-	45	35	ns	
RE High to Output Hi-Z	tRHZ	-	-	30	30	ns	
CE High to Output Hi-Z	tснz	-	-	20	20	ns	
RE or CE High to Output hold	toн	15	15	-	-	ns	
RE High Hold Time	<b>t</b> REH	15	10	-	-	ns	
Output Hi-Z to RE Low	tır	0	0	-	-	ns	
RE High to WE Low	<b>t</b> RHW	100	100	-	-	ns	
WE High to RE Low	twhr	60	60	-	-	ns	
Device Resetting Time (Read/Program/Erase)	trst	-	-	5/10/500*1	5/10/500*1	μs	

NOTE: 1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.
2. For cache program operation, the whole AC Charcateristics must be same as that of K9K4G08U0M\*.



# NAND Flash Technical Notes

#### Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by Samsung. The information regarding the initial invalid block(s) is so called as the initial invalid block information. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block, does not require Error Correction up to 1K program/erase cycles.

#### Identifying Initial Invalid Block(s)

All device locations are erased(FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 1st byte in the spare area. Samsung makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the column address of 2048. Since the initial invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the initial invalid block(s) based on the initial invalid block information and create the initial invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the initial invalid block information is prohibited.




Figure 3. Flow chart to create initial invalid block table.



## NAND Flash Technical Notes (Continued)

#### Error in write or read operation


Within its life time, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the block failure rate. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read failure due to single bit error should be reclaimed by ECC without any block replacement. The block failure rate in the qualification report does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
Write         Erase Failure           Program Failure         Program Failure	Erase Failure	Status Read after Erase> Block Replacement
	Program Failure	Status Read after Program> Block Replacement
Read	Single Bit Failure	Verify ECC -> ECC Correction

<u>ECC</u>

: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection


### Program Flow Chart





## NAND Flash Technical Notes (Continued)


#### Erase Flow Chart



**Read Flow Chart** 

\* : If erase operation results in an error, map out the failing block and replace it with another block.

#### **Block Replacement**



\* Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.  $^{\ast}$  Step2

Copy the data in the 1st ~ (n-1)th page to the same location of another free block. (Block 'B') \* Step3

Then, copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block 'B'. \* Step4


Do not erase or program to Block 'A' by creating an 'invalid Block' table or other appropriate scheme.



### NAND Flash Technical Notes (Continued)

#### Addressing for program operation


Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) pages of the block. Random page address programming is prohibited.





# System Interface Using CE don't-care.

For an easier system interface,  $\overline{CE}$  may be inactive during the data-loading or serial access as shown below. The internal 2112byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating  $\overline{CE}$  during the data-loading and serial access would provide significant savings in power consumption.




### K9W8G08U1M K9K4G08U0M


#### NOTE

I/O		DATA	ADDRESS				
Device	l/Ox	Data In/Out	Col. Add1	Col. Add2	Row Add1	Row Add2	Row Add3
K9K4G08U0M	I/O 0 ~ I/O 7	~2112byte	A0~A7	A8~A11	A12~A19	A20~A27	A28~A29

# **Command Latch Cycle**




# Address Latch Cycle






# Input Data Latch Cycle



NOTES : DIN final means 2112


# Serial Access Cycle after Read(CLE=L, WE=H, ALE=L)



**NOTES :** Transition is measured ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested.




# **Status Read Cycle**






### **Read Operation**











**ELECTRONICS** 

# Page Program Operation




NOTES : tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle.






















SAMSUNG ELECTRONICS

# **BLOCK ERASE OPERATION**





# **Read ID Operation**



Device	Device Code*(2nd Cycle)	4th Cycle*			
K9K4G08U0M	DCh	15h			
K9W8G08U1M	Same as each K9K4G08U0M in it				

# ID Definition Table 90 ID : Access command = 90H

	Description
1 <sup>st</sup> Byte	Maker Code
2 <sup>nd</sup> Byte	Device Code
3 <sup>rd</sup> Byte	Don't care
4 <sup>th</sup> Byte	Page Size, Block Size, Spare Size, Organization



### 4th ID Data

	Description	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/01	I/O0
Page Size (w/o redundant area )	1KB 2KB Reserved Reserved							0 0 1 1	0 1 0 1
Blcok Size (w/o redundant area )	64KB 128KB 256KB Reserved			0 0 1 1	0 1 0 1				
Redundant Area Size ( byte/512byte)	8 16						0 1		
Organization	x8 x16		0 1						
Serial AccessMinimum	50ns/30ns 25ns Reserved Reserved	0 1 0 1				0 0 1 1			




# **Device Operation**

#### PAGE READ

Page read is initiated by writing 00h-30h to the command register along with five address cycles. After initial power up, 00h command is latched. Therefore only five address cycles and 30h command initiates that operation after initial power up. The 2,112 bytes of data within the selected page are transferred to the data registers in less than  $25\mu s(tR)$ . The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 30ns cycle time by sequentially pulsing RE. The repetitive high to low transitions of the RE clock make the device output the data starting from the selected column address up to the last column address.


The device may output random data in a page instead of the consecutive sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page.



# Figure 6. Read Operation



## Figure 7. Random Data Output In a Page




## PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programing of a word or consecutive bytes up to 2112, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 times for main array(1time/512byte) and 4 times for spare array (1time/16byte). The addressing should be done in sequential order in a block. A page program cycle consists of a serial data loading period in which up to 2112bytes of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.


The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the five cycle address inputs and then serial data loading. The words other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address for the next data, which will be entered, may be changed to the address which follows random data input command(85h). Random data input may be operated multiple times regardless of how many times it is done in a page.

The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 8). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.



# Figure 8. Program & Read Status Operation


# Figure 9. Random Data Input In a Page



### **Cache Program**

Cache Program is an extension of Page Program, which is executed with 2112byte data registers, and is available only within a block. Since the device has 1 page of cache memory, serial data input may be executed while data stored in data register are programmed into memory cell.

After writing the first set of data up to 2112byte into the selected cache registers, Cache Program command (15h) instead of actual Page Program (10h) is inputted to make cache registers free and to start internal program operation. To transfer data from cache registers to data registers, the device remains in Busy state for a short period of time(tCBSY) and has its cache registers ready for the next data-input while the internal programming gets started with the data loaded into data registers. Read Status command (70h) may be issued to find out when cache registers become ready by polling the Cache-Busy status bit(I/O 6). Pass/fail status of only the previouse page is available upon the return to Ready state. When the next set of data is inputted with the Cache Program command, tCBSY is affected by the progress of pending internal programming. The programming of the cache registers is initiated only when the pending program cycle is finished and the data registers are available for the transfer of data from cache registers. The status bit(I/ O5) for internal Ready/Busy may be polled to identify the completion of internal programming. If the system monitors the progress of programming only with R/B, the last page of the target programming sequence must be programmed with actual Page Program command (10h).



### Figure 10. Cache Program (available only within a block)




**NOTE** : Since programming the last page does not employ caching, the program time has to be that of Page Program. However, if the previous program cycle with the cache data has not finished, the actual program cycle of the last page is initiated only after completion of the previous cycle, which can be expressed as the following formula.

tPROG= Program time for the last page+ Program time for the ( last -1 )th page - (Program command cycle time + Last page data loading time)

# **Copy-Back Program**


The copy-back program is configured to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also need to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without serial access and copying-program with the address of destination page. A read operation with "35h" command and the address of the source page moves the whole 2112byte data into the internal data buffer. As soon as the device returns to Ready state, Page-Copy Data-input command (85h) with the address cycles of destination page followed may be written. The Program Confirm command (10h) is required to actually begin the programming operation. Copy-Back Program operation is allowed only within the same memory plane. Once the Copy-Back Program is finished, any additional partial page programming into the copied pages is prohibited before erase. The MSB(A29) must be the same between source and target page during copy-back program.Data input cycle for modifying a portion or multiple distant portions of the source page is allowed as shown in Figure 11."When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But if the soure page has an error bit by charge loss, accumulated copy-back operations could also accumulate bit errors. In this case, verifying the source page for a bit error is recommended before Copy-back program"

### Figure 11. Page Copy-Back program Operation



**NOTE:** It's prohibited to operate Copy-Back program from an odd address page(source page) to an even address page(target page) or from an even address page(source page) to an odd address page(target page). Therefore, the Copy-Back program is permitted just between odd address pages or even address pages.








## **BLOCK ERASE**

The Erase operation is done on a block basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only address A18 to A29 is valid while A12 to A17 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of  $\overline{\text{WE}}$  after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 13 details the sequence.

# Figure 13. Block Erase Operation



## **READ STATUS**

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of  $\overrightarrow{CE}$  or  $\overrightarrow{RE}$ , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when  $\overrightarrow{R/B}$  pins are common-wired.  $\overrightarrow{RE}$  or  $\overrightarrow{CE}$  does not need to be toggled for updated status. Refer to table 2 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command(00h) should be given before starting read cycles.

I/O No.	Page Program	Block Erase	Cache Prorgam	Read	Defir	nition
I/O 0	Pass/Fail	Pass/Fail	Pass/Fail(N)	Not use	Pass : "0"	Fail : "1"
I/O 1	Not use	Not use	Pass/Fail(N-1)	Not use	Pass : "0"	Fail : "1"
I/O 2	Not use	Not use	Not use	Not use	Don't -cared	
I/O 3	Not Use	Not Use	Not Use	Not Use	Don't -cared	
I/O 4	Not Use	Not Use	Not Use	Not Use	Don't -cared	
I/O 5	Ready/Busy	Ready/Busy	True Ready/Busy	Ready/Busy	Busy : "0"	Ready : "1"
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0"	Ready : "1"
I/O 7	Write Protect	Write Protect	Write Protect	Write Protect	Protected : "0"	Not Protected

### Table2. Read Staus Register Definition

NOTE : 1. True Ready/Busy represents internal program operation status which is being executed in cache program mode.


2. I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed.



## Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Five read cycles sequentially output the manufacturer code(ECh), and the device code and XXh, 4th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 14 shows the operation sequence.

# Figure 14. Read ID Operation



### RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to table 3 for device status after reset operation. If the device is already in reset state a new reset command will be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Refer to Figure 15 below.

# Figure 15. RESET Operation

R/B		trst	
l/Ox	(FFh)		

## **Table3. Device Status**


	After Po	After Reset	
PRE status	High	Low	Waiting for next command
Operation Mode	First page data access is ready	00h command is latched	Waiting for next command



### Power-On Auto-Read

The device is designed to offer automatic reading of the first page without command and address input sequence during power-on. An internal voltage detector enables auto-page read functions when Vcc reaches about 1.8V. PRE pin controls activation of auto-page read function. Auto-page read function is enabled only when PRE pin is tied to Vcc. Serial access may be done after power-on without latency.


### Figure 16. Power-On Auto-Read





# READY/BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig 17). Its value can be determined by the following guidance.



#### Rp value guidance

Rp(min, 3.3V part) =	Vcc(Max.) - Vol(Max.)	=	3.2V	
	ΙΟL + ΣΙL		8mA + ΣI∟	_

where IL is the sum of the input currents of all devices tied to the R/B pin.


Rp(max) is determined by maximum permissible limit of tr



### **Data Protection & Power up sequence**

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V. WP pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum  $10\mu s$  is required before internal circuit gets ready for any command sequences as shown in Figure 18. The two step command sequence for program/erase provides additional software protection.

# Figure 18. AC Waveforms for Power Transition






### **Extended Data Out Mode**


For the EDO mode, the device should hold the data on the system memory bus until the beginning of the next cycle, so that controller could fetch the data at the falling edge. However NAND flash dosen't support the EDO mode exactly.

The device stops the data input into the I/O bus after  $\overline{RE}$  rising edge. But since the previous data remains in the I/O bus, the flow of I/O data seems like Figure 18 and the system can access serially the data with EDO mode. tRLOH which is the parameter for fetching data at RE falling time is necessary. Its appropriate value can be obtained with the reference chart as shown in Figure 19. The tRHOH value depands on output load(CL) and I/O bus Pull-up resistor (Rp).

# Figure 19. Serial Access Cycle after Read(EDO Type, CLE=L, WE=H, ALE=L)



 $\begin{array}{l} \textbf{NOTES:} Transition is measured at \pm 200 mV from steady state voltage with load. \\ This parameter is sampled and not 100\% tested. \end{array}$ 



# Figure 20. Rp vs tRHOH vs CL

tRHOH =  $C_L * V_{OL} * Rp / Vcc$ tRLOH(min, 3.3V part) = tRHOH - tREH

