# BTS 7970B

High Current PN Half Bridge NovalithIC<sup>TM</sup>  $68 A, 7 m\Omega + 9 m\Omega typ.$ 

# **Automotive Power**





P	Product Summary	2
В	Basic Features	2
1	Overview1.1 Block Diagram1.2 Terms	3
2	Pin Configuration       2.1 Pin Assignment         2.2 Pin Definitions and Functions	5
3	Maximum Ratings	6
N	Maximum Single Pulse Current	7
	Block Description and Characteristics  1.1 Supply Characteristics  1.2 Power Stages  1.2.1 Power Stages - Static Characteristics  1.2.2 Switching Times  1.2.3 Power Stages - Dynamic Characteristics  1.3 Protection Functions  1.3.1 Overvoltage Lock Out  1.3.2 Undervoltage Shut Down  1.3.3 Overtemperature Protection  1.3.4 Current Limitation  1.3.5 Short Circuit Protection  1.3.6 Electrical Characteristics - Protection Functions  1.4 Control and Diagnostics  1.4.1 Input Circuit  1.4.2 Dead Time Generation  1.4.3 Adjustable Slew Rate  1.4.4 Status Flag Diagnosis With Current Sense Capability  1.4.5 Truth Table  1.4.6 Electrical Characteristics - Control and Diagnostics	8 9 10 11 12 .14 14 14 14 16 18 18 18 20 21
2	? Thermal Characteristics	.22
3	3.1 Application	.23
4	Package Outlines P-TO-263-7	.24
5	Revision History	.25




# High Current PN Half Bridge NovalithIC<sup>TM</sup>

**BTS 7970B** 

#### **Product Summary**

The BTS 7970B is a fully integrated high current half bridge for motor drive applications. It is part of the NovalithIC<sup>TM</sup> family containing one p-channel highside MOSFET and one n-channel lowside MOSFET with an integrated driver IC in one package. Due to the p-channel highside switch the need for a charge pump is eliminated thus minimizing EMI. Interfacing to a microcontroller is made easy by the integrated driver IC which features logic level inputs, diagnosis with current sense, slew rate



adjustment, dead time generation and protection against overtemperature, overvoltage, undervoltage, overcurrent and short circuit.

The **BTS 7970B** provides a cost optimized solution for protected high current PWM motor drives with very low board space consumption.

#### **Basic Features**

- Path resistance of typ. 16 mΩ @ 25 °C
- Low quiescent current of typ. 7 μA @ 25 °C
- PWM capability of up to 25 kHz combined with active freewheeling
- Switched mode current limitation for reduced power dissipation in overcurrent
- Current limitation level of 68 A typ. / 50 A min.
- Status flag diagnosis with current sense capability
- Overtemperature shut down with latch behaviour
- Overvoltage lock out
- Undervoltage shut down
- · Driver circuit with logic level inputs
- Adjustable slew rates for optimized EMI

Туре	Package
BTS 7970B	P-TO-263-7



Overview

#### 1 Overview

The BTS 7970B is part of the NovalithIC™ family containing three separate chips in one package: One p-channel highside MOSFET and one n-channel lowside MOSFET together with a driver IC, forming a fully integrated high current half-bridge. All three chips are mounted on one common leadframe, using the chip on chip and chip by chip technology. The power switches utilize vertical MOS technologies to ensure optimum on state resistance. Due to the p-channel highside switch the need for a charge pump is eliminated thus minimizing EMI. Interfacing to a microcontroller is made easy by the integrated driver IC which features logic level inputs, diagnosis with current sense, slew rate adjustment, dead time generation and protection against overtemperature, overvoltage, undervoltage, overcurrent and short circuit. The BTS 7970B can be combined with other BTS 7970B to form H-bridge and 3-phase drive configurations.

## 1.1 Block Diagram




Figure 1 Block Diagram



Overview

## 1.2 Terms

Following figure shows the terms used in this data sheet.




Figure 2 Terms



**Pin Configuration** 

## 2 Pin Configuration

## 2.1 Pin Assignment




Figure 3 Pin Assignment BTS 7970B and (top view)

## 2.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
1	GND	-	Ground
2	IN	1	Input Defines whether high- or lowside switch is activated
3	INH	I	Inhibit When set to low device goes in sleep mode
4,8	OUT	0	Power output of the bridge
5	SR	I	Slew Rate The slew rate of the power switches can be adjusted by connecting a resistor between SR and GND
6	IS	0	Current Sense and Diagnosis
7	VS	-	Supply

**Bold type: Pin needs power wiring** 

## High Current PN Half Bridge BTS 7970B

**Maximum Ratings** 

## 3 Maximum Ratings

-40 °C <  $T_{\rm j}$  < 150 °C (unless otherwise specified)

Pos	Parameter	Symbol	Lir	nits	Unit	Test Condition	
			min	min max			
Electri	cal Maximum Ratings			•	•	•	
3.0.1	Supply voltage	$V_{VS}$	-0.3	45	V		
3.0.2	Logic Input Voltage	$V_{IN} \ V_{INH}$	-0.3	5.3	V		
3.0.3	HS/LS continuous drain current	$I_{\text{D(HS)}}$ $I_{\text{D(LS)}}$	-44	44 <sup>1)</sup>	А	T <sub>C</sub> < 85°C switch active	
3.0.4	HS pulsed drain current	$I_{D(HS)}$	-90	90 <sup>1)</sup>	А	$T_{\rm C}$ < 85°C $t_{\rm pulse}$ = 10ms	
3.0.5	LS pulsed drain current	$I_{D(LS)}$	-90	90 <sup>1)</sup>	Α	single pulse	
3.0.6	PWM current	I <sub>OUT</sub> <sup>1)</sup>	-55	55	Α	f = 1kHz, DC = 50%	
			-60	60	Α	f = 20kHz, DC = 50%	
3.0.7	Voltage at SR pin	$V_{SR}$	-0.3	1.0	V		
3.0.8	Voltage between VS and IS pin	V <sub>VS</sub> -V <sub>IS</sub>	-0.3	45	V		
3.0.9	Voltage at IS pin	$V_{IS}$	-20	45	V		
Therm	al Maximum Ratings						
3.0.10	Junction temperature	$T_{j}$	-40	150	°C		
3.0.11	Storage temperature	$T_{stg}$	-55	150	°C		
ESD S	usceptibility						
3.0.12	ESD susceptibility	$V_{ESD}$			kV	HBM <sup>2)</sup>	
	IN, INH, SR, IS OUT, GND, VS		-2 -6	2 6			

<sup>1)</sup> Maximum reachable current may be smaller depending on current limitation level

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the device. Exposure to maximum rating conditions for extended periods of time may affect device reliability

<sup>&</sup>lt;sup>2)</sup> ESD susceptibility HBM according to EIA/JESD 22-A 114B



**Maximum Ratings** 

## **Maximum Single Pulse Current**




Figure 4 BTS 7970B Maximum Single Pulse Current

This diagram shows the maximum single pulse current that can be driven for a given pulse time  $t_{\rm pulse}$ . The maximum reachable current may be smaller depending on the current limitation level. Pulse time may be limited due to thermal protection of the device.



## 4 Block Description and Characteristics

## 4.1 Supply Characteristics

- 40 °C <  $T_{\rm i}$  < 150 °C, 8 V <  $V_{\rm S}$  < 18 V,  $I_{\rm L}$  = 0A (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	3	Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Gene	ral		•	•	•	•	
4.1.1	Operating Voltage	$V_{S}$	5.5	_	28	٧	$V_{S}$ increasing
4.1.2	Supply Current	I <sub>VS(on)</sub>	_	2	3	mA	$V_{\rm INH}$ = 5 V $V_{\rm IN}$ = 0 V or 5 V $R_{\rm SR}$ =0 $\Omega$ DC-mode normal operation (no fault condition
4.1.3	Quiescent Current	I <sub>VS(off)</sub>	_	7	15	μΑ	$V_{\mathrm{INH}}$ = 0 V $V_{\mathrm{IN}}$ = 0 V or 5 V $T_{\mathrm{j}}$ <85 °C
			_	_	65	μΑ	$V_{\text{INH}} = 0 \text{ V}$ $V_{\text{IN}} = 0 \text{ V or 5 V}$




Figure 5 Quiescent Current (typ.) vs. Junction Temperature

Data Sheet 8 Rev. 2.0, 2006-05-09



#### 4.2 Power Stages

The power stages of the BTS 7970B consist of a p-channel vertical DMOS transistor for the high side switch and a n-channel vertical DMOS transistor for the low side switch. All protection and diagnostic functions are located in a separate top chip. Both switches can be operated up to 25 kHz, allowing active freewheeling and thus minimizing power dissipation in the forward operation of the integrated diodes.

The on state resistance  $R_{\rm ON}$  is dependent on the supply voltage  $V_{\rm S}$  as well as on the junction temperature  $T_{\rm j}$ . The typical on state resistance characteristics are shown in **Figure 6**.




Figure 6 Typical On State Resistance vs. Supply Voltage

Data Sheet 9 Rev. 2.0, 2006-05-09



## 4.2.1 Power Stages - Static Characteristics

- 40 °C <  $T_{\rm i}$  < 150 °C, 8 V <  $V_{\rm S}$  < 18 V (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	3	Unit	<b>Test Conditions</b>
			min.	typ.	max.		
High S	Side Switch - Static Ch	aracterist	ics	•			•
4.2.1	On state high side resistance	R <sub>ON(HS)</sub>				mΩ	$I_{\rm OUT}$ = 20 A $V_{\rm S}$ = 13.5 V
			_ _	7 10	9 12.5		$T_{\rm j} = 25  ^{\circ}{\rm C}$ $T_{\rm j} = 150  ^{\circ}{\rm C}$
4.2.2	Leakage current high side	I <sub>L(LKHS)</sub>	_	_	1	μΑ	$V_{\text{INH}} = 0 \text{ V}$ $V_{\text{OUT}} = 0 \text{ V}$ $T_{\text{j}} < 85 \text{ °C}$
			_	_	50	μΑ	$V_{\text{INH}}$ = 0 V $V_{\text{OUT}}$ = 0 V $T_{\text{j}}$ = 150 °C
4.2.3	Reverse diode forward-voltage high side 1)	$V_{\rm DS(HS)}$	-	0.9	1.5	V	$I_{OUT} = -9 \text{ A}$ $T_j = -40 \text{ °C}$ $T_j = 25 \text{ °C}$
Lows	ide Switch - Static Ch	aractorist	ice	0.6	0.8		T <sub>j</sub> = 150 °C
4.2.4	On state low side	_				mΩ	Ι <sub></sub> 20 Λ
4.2.4	resistance	$R_{ON(LS)}$				11122	$I_{\text{OUT}}$ = -20 A $V_{\text{S}}$ = 13.5V
			_	9	12 18		$T_{\rm j} = 25  ^{\circ}{\rm C}$ $T_{\rm j} = 150  ^{\circ}{\rm C}$
4.2.5	Leakage current low side	$I_{L(LKLS)}$	_	_	1	μΑ	$V_{\text{INH}}$ = 0 V $V_{\text{OUT}}$ = $V_{\text{S}}$ $T_{\text{j}}$ < 85 °C
			_	_	15	μΑ	$V_{\text{INH}}$ = 0 V $V_{\text{OUT}}$ = $V_{\text{S}}$ $T_{\text{j}}$ = 150 °C
4.2.6	Reverse diode forward-voltage low side <sup>1)</sup>	$V_{\rm SD(LS)}$	_ _ _	0.9 0.8 0.6	1.5 1.1 0.8	V	$I_{OUT} = 9 \text{ A}$ $T_j = -40 \text{ °C}$ $T_j = 25 \text{ °C}$ $T_j = 150 \text{ °C}$

 $<sup>^{1)}\,</sup>$  Due to active freewheeling, diode is conducting only for a few  $\mu s,$  depending on  $R_{SR}$ 



## 4.2.2 Switching Times




Figure 7 Definition of switching times high side (R<sub>load</sub> to GND)




Figure 8 Definition of switching times low side (R<sub>load</sub> to VS)

Due to the timing differences for the rising and the falling edge there will be a slight difference between the length of the input pulse and the length of the output pulse. It can be calculated using the following formulas:

- $\Delta t_{HS} = (t_{dr(HS)} + 0.5 t_{r(HS)}) (t_{df(HS)} + 0.5 t_{f(HS)})$
- $\Delta t_{LS} = (t_{df(LS)} + 0.5 t_{f(LS)}) (t_{dr(LS)} + 0.5 t_{r(LS)}).$

Data Sheet 11 Rev. 2.0, 2006-05-09



## 4.2.3 Power Stages - Dynamic Characteristics

-40 °C <  $T_{\rm i}$  < 150 °C,  $V_{\rm S}$  = 13.5 V,  $R_{\rm load}$  = 2 $\Omega$  (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	<b>Test Conditions</b>	
			min.	typ.	max.		
High S	Side Switch Dynamic (	Characteri	stics				
4.2.7	Rise-time of HS	$t_{r(HS)}$				μs	
		,	0.5	1	1.5		$R_{\rm SR} = 0 \ \Omega$
			_	2	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			2	6	11		$R_{\rm SR} = 51 \text{ k}\Omega$
4.2.8	Slew rate HS on	$\Delta V_{OUT}$				V/µs	
		$t_{r(HS)}$	_	11	_		$R_{\rm SR} = 0 \Omega$
		.()	_	6	_		$R_{\rm SR} = 5.1 \text{ k}\Omega$
			_	1.6	_		$R_{\rm SR} = 51 \text{ k}\Omega$
4.2.9	Switch on delay time	$t_{dr(HS)}$				μs	
	HS	G. (1.10)	1.7	3.1	4.3		$R_{\rm SR} = 0 \Omega$
			_	4.4	_		$R_{\rm SR} = 5.1 \text{ k}\Omega$
			5.6	14	22.4		$R_{\rm SR} = 51 \text{ k}\Omega$
4.2.10	Fall-time of HS	$t_{f(HS)}$				μs	
		(117)	0.5	1	1.5		$R_{\rm SR} = 0 \Omega$
			_	2	_		$R_{\rm SR} = 5.1 \text{ k}\Omega$
			2	6	11		$R_{\rm SR} = 51 \text{ k}\Omega$
4.2.11	Slew rate HS off	$-\Delta V_{OUT}/$				V/µs	
		$t_{f(HS)}$	_	11	_		$R_{\rm SR} = 0 \Omega$
		(117)	_	6	_		$R_{\rm SR} = 5.1 \text{ k}\Omega$
			_	1.6	_		$R_{\rm SR} = 51 \text{ k}\Omega$
4.2.12	Switch off delay time	$t_{\rm df(HS)}$				μs	
	HS	3.()	1.2	2.4	3.2		$R_{\rm SR} = 0 \Omega$
			_	3.4	_		$R_{\rm SR} = 5.1 \text{ k}\Omega$
			4	10	16		$R_{\rm SR} = 51 \text{ k}\Omega$



## High Current PN Half Bridge BTS 7970B

## **Block Description and Characteristics**

-40 °C <  $T_{\rm j}$  < 150 °C,  $V_{\rm S}$  = 13.5 V,  $R_{\rm load}$  = 2 $\Omega$  (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Val	ues	Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Low S	ide Switch Dynamic C	haracteris	stics				
4.2.13	Rise-time of LS	$t_{r(LS)}$	0.5 - 2	1 2 6	1.5 - 11	μs	$R_{\rm SR}$ = 0 $\Omega$ $R_{\rm SR}$ = 5.1 k $\Omega$ $R_{\rm SR}$ = 51 k $\Omega$
4.2.14	Slew rate LS switch off	$\Delta V_{ m OUT}/$ $t_{ m r(LS)}$	_ _ _	11 6 1.6	_ _ _	V/µs	$R_{\rm SR}$ = 0 $\Omega$ $R_{\rm SR}$ = 5.1 k $\Omega$ $R_{\rm SR}$ = 51 k $\Omega$
4.2.15	Switch off delay time LS	t <sub>dr(LS)</sub>	0.6 - 2.6	1.3 2.2 7	1.9 - 11	μs	$R_{\rm SR} = 0 \ \Omega$ $R_{\rm SR} = 5.1 \ {\rm k}\Omega$ $R_{\rm SR} = 51 \ {\rm k}\Omega$
4.2.16	Fall-time of LS	$t_{f(LS)}$	0.5 - 2	1 2 6	1.5 - 11	μs	$R_{\rm SR}$ = 0 $\Omega$ $R_{\rm SR}$ = 5.1 k $\Omega$ $R_{\rm SR}$ = 51 k $\Omega$
4.2.17	Slew rate LS switch on	$-\Delta V_{ m OUT}/$ $t_{ m f(LS)}$	_ _ _	11 6 1.6	- - -	V/µs	$R_{\rm SR}$ = 0 $\Omega$ $R_{\rm SR}$ = 5.1 k $\Omega$ $R_{\rm SR}$ = 51 k $\Omega$
4.2.18	Switch on delay time LS	t <sub>df(LS)</sub>	2.3 - 6.4	3.6 5.6 16	5.0 - 25.4	μs	$R_{\rm SR}$ = 0 $\Omega$ $R_{\rm SR}$ = 5.1 k $\Omega$ $R_{\rm SR}$ = 51 k $\Omega$



#### 4.3 Protection Functions

The device provides integrated protection functions. These are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not to be used for continuous or repetitive operation, with the exception of the current limitation (Chapter 4.3.4). In a fault condition the BTS 7970B will apply the highest slew rate possible independent of the connected slew rate resistor. Overvoltage, overtemperature and overcurrent are indicated by a fault current I<sub>IS(LIM)</sub> at the IS pin as described in the paragraph "Status Flag Diagnosis With Current Sense Capability" on Page 18 and Figure 12.

In the following the protection functions are listed in order of their priority. Overvoltage lock out overrides all other error modes.

## 4.3.1 Overvoltage Lock Out

To assure a high immunity against overvoltages (e.g. load dump conditions) the device shuts the lowside MOSFET off and turns the highside MOSFET on, if the supply voltage is exceeding the over voltage protection level  $V_{\rm OV(OFF)}$ . The IC operates in normal mode again with a hysteresis  $V_{\rm OV(HY)}$  if the supply voltage decreases below the switch-on voltage  $V_{\rm OV(ON)}$ . In H-bridge configuration, this behavior of the BTS 7970B will lead to freewheeling in highside during over voltage.

## 4.3.2 Undervoltage Shut Down

To avoid uncontrolled motion of the driven motor at low voltages the device shuts off (output is tri-state), if the supply voltage drops below the switch-off voltage  $V_{\rm UV(OFF)}$ . The IC becomes active again with a hysteresis  $V_{\rm UV(HY)}$  if the supply voltage rises above the switch-on voltage  $V_{\rm UV(ON)}$ .

## 4.3.3 Overtemperature Protection

The BTS 7970B is protected against overtemperature by an integrated temperature sensor. Overtemperature leads to a shut down of both output stages. This state is latched until the device is reset by a low signal with a minimum length of  $t_{\rm reset}$  at the INH pin, provided that its temperature has decreased at least the thermal hysteresis  $\Delta T$  in the meantime.

Repetitive use of the overtemperature protection might reduce lifetime.

#### 4.3.4 Current Limitation

The current in the bridge is measured in both switches. As soon as the current in forward direction in one switch (high side or low side) is reaching the limit  $I_{\rm CLx}$ , this switch is deactivated and the other switch is activated for  $t_{\rm CLS}$ . During that time all changes at the

Data Sheet 14 Rev. 2.0, 2006-05-09



IN pin are ignored. However, the INH pin can still be used to switch both MOSFETs off. After  $t_{\rm CLS}$  the switches return to their initial setting. The error signal at the IS pin is reset after 2 \*  $t_{\rm CLS}$ . Unintentional triggering of the current limitation by short current spikes (e.g. inflicted by EMI coming from the motor) is suppressed by internal filter circuitry. Due to thresholds and reaction delay times of the filter circuitry the effective current limitation level  $I_{\rm CLx}$  depends on the slew rate of the load current  ${\rm d}I/{\rm d}t$  as shown in **Figure 10** 




Figure 9 Timing Diagram Current Limitation (Inductive Load)




Figure 10 Current Limitation Level vs. Current Slew Rate dl/dt

Data Sheet 15 Rev. 2.0, 2006-05-09






Figure 11 Typical Current Limitation Detection Levels vs. Supply Voltage

In combination with a typical inductive load, such as a motor, this results in a switched mode current limitation. That way of limiting the current has the advantage that the power dissipation in the BTS 7970B is much smaller than by driving the MOSFETs in linear mode. Therefore it is possible to use the current limitation for a short time without exceeding the maximum allowed junction temperature (e.g. for limiting the inrush current during motor start up). However, the regular use of the current limitation is allowed only as long as the specified maximum junction temperature is not exceeded. Exceeding this temperature can reduce the lifetime of the device.

#### 4.3.5 Short Circuit Protection

The device is short circuit protected against

- · output short circuit to ground
- output short circuit to supply voltage
- short circuit of load

The short circuit protection is realized by the previously described current limitation in combination with the over-temperature shut down of the device.

Please note: Due to the higher priority of the overvoltage protection the short circuit protection is inactive in overvoltage conditions.



## 4.3.6 Electrical Characteristics - Protection Functions

- 40 °C <  $T_{\rm j}$  < 150 °C; 8 V <  $V_{\rm S}$  < 18 V (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	6	Unit	Test Conditions
			min.	typ.	max.		
Under	Voltage Shut Down		•	•	•	•	
4.3.1	Switch-ON voltage	$V_{UV(ON)}$	_	_	5.5	V	$V_{S}$ increasing
4.3.2	Switch-OFF voltage	$V_{UV(OFF)}$	4.0	_	5.4	٧	$V_{\rm S}$ decreasing
4.3.3	ON/OFF hysteresis	$V_{UV(HY)}$	_	0.2	_	V	-
Over \	oltage Lock Out						
4.3.4	Switch-ON voltage	$V_{OV(ON)}$	27.8	_	_	V	$V_{S}$ decreasing
4.3.5	Switch-OFF voltage	$V_{OV(OFF)}$	28	_	30	V	$V_{\rm S}$ increasing
4.3.6	ON/OFF hysteresis	$V_{OV(HY)}$	_	0.2	_	٧	_
Currer	nt Limitation	, ,	•	•	•	•	
4.3.7	Current limitation detection level high side	$I_{CLH0}$	54 - 50	76 73 70	98 - 90	A	$V_{\rm S}$ =13.5 V $T_{\rm j}$ = -40 °C $T_{\rm j}$ = 25 °C $T_{\rm j}$ = 150 °C
4.3.8	Current limitation detection level low side	I <sub>CLL0</sub>	54 - 50	71 68 65	90 - 82	A	$V_{\rm S}$ =13.5V $T_{\rm j}$ = -40 °C $T_{\rm j}$ = 25 °C $T_{\rm j}$ = 150 °C
Currer	nt Limitation Timing	I	l .				,
4.3.9	Shut off time for HS and LS	$t_{CLS}$	70	115	210	μs	V <sub>S</sub> =13.5V
Therm	al Shut Down						
4.3.10	Thermal shut down junction temperature	$T_{jSD}$	155	175	200	°C	_
4.3.11	Thermal switch on junction temperature	$T_{jSO}$	150	_	190	°C	_
4.3.12	Thermal hysteresis	$\Delta T$	_	7	_	K	_
4.3.13	Reset pulse at INH pin (INH low)	t <sub>reset</sub>	4	_	_	μs	-

Data Sheet 17 Rev. 2.0, 2006-05-09



#### 4.4 Control and Diagnostics

## 4.4.1 Input Circuit

The control inputs IN and INH consist of TTL/CMOS compatible schmitt triggers with hysteresis which control the integrated gate drivers for the MOSFETs. Setting the INH pin to high enables the device. In this condition one of the two power switches is switched on depending on the status of the IN pin. To deactivate both switches, the INH pin has to be set to low. No external driver is needed. The BTS 7970B can be interfaced directly to a microcontroller.

#### 4.4.2 Dead Time Generation

In bridge applications it has to be assured that the highside and lowside MOSFET are not conducting at the same time, connecting directly the battery voltage to GND. This is assured by a circuit in the driver IC, generating a so called dead time between switching off one MOSFET and switching on the other. The dead time generated in the driver IC is automatically adjusted to the selected slew rate.

#### 4.4.3 Adjustable Slew Rate

In order to optimize electromagnetic emission, the switching speed of the MOSFETs is adjustable by an external resistor. The slew rate pin SR allows the user to optimize the balance between emission and power dissipation within his own application by connecting an external resistor  $R_{\rm SR}$  to GND.

## 4.4.4 Status Flag Diagnosis With Current Sense Capability

The status pin IS is used as a combined current sense and error flag output. In normal operation (current sense mode), a current source is connected to the status pin, which delivers a current proportional to the forward load current flowing through the active high side switch. If the high side switch is inactive or the current is flowing in the reverse direction no current will be driven except for a marginal leakage current  $I_{\rm IS(LK)}$ . The external resistor  $R_{\rm IS}$  determines the voltage per output current. E.g. with the nominal value of 19500 for the current sense ratio  $k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$ , a resistor value of  $R_{\rm IS} = 1 {\rm k}\Omega$  leads to  $V_{\rm IS} = (I_{\rm L} / 19.5 {\rm A}){\rm V}$ .

Due to the good long term stability and the low temperature coefficient it is possible to improve the absolute current sense accuracy in the application by calibration. For best results it is recommended to do a two-point calibration.

In case of a fault condition the status output is connected to a current source which is independent of the load current and provides  $I_{\rm IS(lim)}$ . The maximum voltage at the IS pin is determined by the choice of the external resistor and the supply voltage. In case of current limitation the  $I_{\rm IS(lim)}$  is activated for 2 \*  $t_{\rm CLS}$ .

Data Sheet 18 Rev. 2.0, 2006-05-09






Figure 12 Sense Current and Fault Current




Figure 13 Sense Current vs. Load Current

Data Sheet 19 Rev. 2.0, 2006-05-09



## 4.4.5 Truth Table

Device State	Input	S	Outp	uts		Mode
	INH	IN	HSS	LSS	IS	
Normal operation	0	Х	OFF	OFF	0	Stand-by mode
	1	0	OFF	ON	0	LSS active
	1	1	ON	OFF	CS	HSS active
Over-voltage (OV)	Х	Х	ON	OFF	1	Shut-down of LSS, HSS activated, error detected
Under-voltage (UV)	Х	Х	OFF	OFF	0	UV lockout
Overtemperature (OT)	0	Х	OFF	OFF	0	Stand-by mode, reset of latch
	1	Х	OFF	OFF	1	Shut-down with latch, error detected
Current limitation	1	1	OFF	ON	1	Switched mode, error detected <sup>1)</sup>
	1	0	ON	OFF	1	Switched mode, error detected <sup>1)</sup>

<sup>1)</sup> Will return to normal operation after  $t_{CLS}$ ; Error signal is reset after  $2*t_{CLS}$  (see **Chapter 4.3.4**)

Inputs:	Switches	Status Flag IS:
0 = Logic LOW	OFF = switched off	CS = Current sense mode
1 = Logic HIGH	ON = switched on	1 = Logic HIGH (error)
X = 0 or 1		



## 4.4.6 Electrical Characteristics - Control and Diagnostics

- 40 °C <  $T_{\rm i}$  < 150 °C, 8 V <  $V_{\rm S}$  < 18 V (unless otherwise specified)

Pos.	Parameter	Symbol	Lir	nit Valu	ies	Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Contro	ol Inputs (IN and INH)						
4.4.1	High level voltage INH, IN	$V_{ m INH(H)} \ V_{ m IN(H)}$	_	1.75 1.6	2.15 2	V	_
4.4.2	Low level voltage INH, IN	$V_{ m INH(L)} \ V_{ m IN(L)}$	1.1	1.4	_	V	_
4.4.3	Input voltage hysteresis	$V_{ m INHHY} \ V_{ m INHY}$		350 200	_ _	mV	_
4.4.4	Input current	$I_{\text{INH(H)}}$ $I_{\text{IN(H)}}$	_	30	150	μΑ	$V_{IN} = V_{INH} = 5.3  V$
4.4.5	Input current	$I_{INH(L)}$ $I_{IN(L)}$	_	25	125	μΑ	$V_{IN} = V_{INH} = 0.4 \; V$
Currer	nt Sense						
4.4.6	Current sense ratio in static on-condition $k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$	k <sub>ILIS</sub>	13 12 10	19.5 19.5 19.5	25 26 28	10 <sup>3</sup>	$R_{\rm IS}$ = 1 k $\Omega$ $I_{\rm L}$ = 40 A $I_{\rm L}$ = 20 A $I_{\rm L}$ = 10 A
4.4.7	Maximum analog sense current, sense current in fault condition	$I_{IS(lim)}$	4	5	6.5	mA	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 1k $\Omega$
4.4.8	Isense leakage current	$I_{ISL}$	_	_	1	μΑ	$V_{\text{IN}}$ = 0 V or $V_{\text{INH}}$ = 0 V
4.4.9	Isense leakage current, active high side switch	$I_{ISH}$	_	1	200	μΑ	$V_{\text{IN}} = V_{\text{INH}} = 5 \text{ V}$ $I_{\text{L}} = 0 \text{ A}$
4.4.10	Current sense ratio long term drift <sup>1)</sup>	$dk_{ILIS}$	-1.5		1.5	%	Q100 qualification
4.4.11	Current sense ratio	dk <sub>ILIS</sub> /	-0.12	-0.025	0.06	%/K	<i>I</i> <sub>L</sub> = 10 A
4.4.12	temperature	dT	-0.055	-0.025	0.005		I <sub>L</sub> = 20 A
4.4.13	coefficient <sup>1)</sup>		-0.05	-0.025	0		<i>I</i> <sub>L</sub> = 40 A

<sup>1)</sup> Not subject to production test, specified by design.



#### **Thermal Characteristics**

## **5** Thermal Characteristics

Pos	Parameter	Symbol	Limits		Unit	Test Condition
			min	max		
5.0.1	Thermal Resistance Junction-Case, Low Side Switch $R_{\rm thjc(LS)} = \Delta T_{\rm j(LS)} / P_{\rm v(LS)}$	R <sub>thjc(LS)</sub>	_	1.8	K/W	
5.0.2	Thermal Resistance Junction-Case, High Side Switch $R_{\rm thjc(HS)} = \Delta T_{\rm j(HS)} / P_{\rm v(HS)}$	$R_{thjc(HS)}$	_	0.9	K/W	
5.0.3	Thermal Resistance Junction-Case, both Switches $R_{\rm thjc} = \max[\Delta T_{\rm j(HS)}, \Delta T_{\rm j(LS)}] / (P_{\rm v(HS)} + P_{\rm v(LS)})$	R <sub>thjc</sub>	_	1.0	K/W	
5.0.4	Thermal Resistance Junction-Ambient	R <sub>thja</sub>	_	35	K/W	6cm <sup>2</sup> cooling area

Note: Thermal characteristics are not subject to production test - specified by design.



**Application** 

## 6 Application

#### 6.1 Application Example




Figure 14 Application Example: H-Bridge with two BTS 7970B

## 6.2 Layout Considerations

Due to the fast switching times for high currents, special care has to be taken to the PCB layout. Stray inductances have to be minimized in the power bridge design as it is necessary in all switched high power bridges. The BTS 7970B has no separate pin for power ground and logic ground. Therefore it is recommended to assure that the offset between the ground connection of the slew rate resistor, the current sense resistor and ground pin of the device (GND / pin 1) is minimized. If the BTS 7970B is used in a H-bridge or B6 bridge design, the voltage offset between the GND pins of the different devices should be small as well.


A ceramic capacitor from VS to GND close to each device is recommended to provide current for the switching phase via a low inductance path and therefore reducing noise and ground bounce. A reasonable value for this capacitor would be about 470 nF.

The digital inputs need to be protected from excess currents (e.g. caused by induced voltage spikes) by series resistors in the range of 10 k $\Omega$ .



Package Outlines P-TO-263-7

## 7 Package Outlines P-TO-263-7



You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Data Sheet 24 Rev. 2.0, 2006-05-09



## High Current PN Half Bridge BTS 7970B

**Revision History** 

# 8 Revision History

Version	Date	Changes / Comments
Rev. 0.1	2005-07-20	Target Data Sheet
Rev. 1.0	2006-05-04	Preliminary Data Sheet
Rev. 2.0	2006-05-09	Data Sheet



Edition 2006-05-09

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 5/8/06. All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

