

# **TLE7368**

**Next Generation Micro Controller Supply** 

TLE7368G TLE7368E TLE7368-2E TLE7368-3E

# **Data Sheet**

Rev. 2.1, 2010-11-22

# **Automotive Power**



### **Table of Contents**

# **Table of Contents**

1	<b>Overview</b>
2	Block Diagram
<b>3</b> 3.1 3.2	Pin Configuration         6           Pin Assignment         6           Pin Definitions and Functions TLE7368G         6
4.1 4.2 4.3 4.4	General Product Characteristics         9           Absolute Maximum Ratings         9           Functional Range         12           Thermal Resistance         12           Electrical Characteristics         13
5 5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9	Detailed Internal Circuits Description         24           Buck Regulator         24           Buck Regulator Control Scheme         24           High Side Driver Supply and 100% Duty Cycle Operation         24           Electromagnetic Emission Reduction         25           Charge Pump         26           Buck Converter Protection Circuits         26           Linear Regulators         26           Voltage Tracking Regulators         26           Power Up and Power Down Sequencing         27           Stand-by Regulator         29           Overtemperature Protection         29           Device Enable Function         29           Reset Function         29           Monitoring Circuit         31
5.10 <b>6</b> 6.1 6.2 6.3 6.4	Watchdog Circuit 33  Application Information 35 Choosing Components for the Buck Regulator 36 Setting up LDO1, LDO2 36 Setting up of LDO3 36 Setting up the Stand-by Regulator 37
6.4.1 <b>7</b>	Stand-by Regulator's Output Voltage Configuration
8	<b>Revision History</b>



#### **Next Generation Micro Controller Supply**

**TLE7368** 






## 1 Overview

#### **Features**

- · High efficient next generation microcontroller power supply system
- Wide battery input voltage range < 4.5 V up to 45 V</li>
- Operating temperature range  $T_i$  = -40 °C to +150 °C
- Pre-regulator for low all over power loss:
   Integrated current mode Buck converter 5.5 V/2.5 A
- Post-regulators, e.g. for system and controller I/O supply:
  - LDO1: 5 V ±2%, 800 mA current limit
  - LDO2: 3.3 V  $\pm 2\%$  or 2.6V  $\pm 2\%$  (selectable output), 700 mA current limit
- Integrated linear regulator control circuit to supply controller cores:
  - LDO3 control for an external NPN power stage:
  - 1.5 V ±2% at TLE7368G and TLE7368E
  - 1.2 V ±2% at TLE7368-2E
  - 1.3 V ±2% at TLE7368-3E
- · Post-regulators for off board supply:
  - 2 Tracking regulators following the main 5 V, 105 mA and 50 mA
- Stand-by regulator with lowest current consumption:
  - Linear voltage regulator as stand-by supply for e.g. memory circuits
  - Hardware selectable output voltages as 1.0 V or 2.6 V, 30 mA
  - Independent battery input, separated from Buck regulator input
- Hardware controlled on/off logic
- · Undervoltage detection:
  - Undervoltage reset circuits with adjustable reset delay time at power up
  - Undervoltage monitoring circuit on stand-by supply
- Window watchdog circuit
- · Overcurrent protection on all regulators
- · Power sequencing on controller supplies
- Overtemperature shutdown
- Packages: Low  $R_{\rm thia}$  Power-P-DSO-36; small exposed pad PG-DSO-36
- PG-DSO-36 only: Green Product (RoHS compliant)
- AEC Qualified





Power-P-DSO-36



PG-DSO-36



Overview

#### Description

The **TLE7368** device is a multifunctional power supply circuit especially designed for Automotive powertrain systems using a standard 12 V battery. The device is intended to supply and monitor next generation 32-bit microcontroller families (13 µm lithography) where voltage levels such as 5 V, 3.3 V or 1.5/1.2/1.3 V are required.

The regulator follows the concept of its predecessor TLE6368/SONIC, where the output of a pre-regulator feeds the inputs of the micro's linear supplies. In detail, the **TLE7368** cascades a Buck converter with linear regulators and voltage followers to achieve lowest power dissipation. This configuration allows to power the application even at high ambient temperatures.

The step-down converter delivers a pre-regulated voltage of 5.5 V with a minimum peak current capability of 2.5 A. Supplied by this step down converter two low drop linear post-regulators offer 5 V and 3.3 V (2.6 V) with high accuracy. The current capability of the regulators is 800 mA and 700 mA. The 3.3 V (2.6 V) linear regulator does have its own input allowing to insert a dropper from the Buck output to reduce the on chip power dissipation if necessary. For the same reason, reduction of on chip power dissipation, the core supply (1.5 V, 1.2 V or 1.3 V) follows the concept of integrated control circuit with external power stage.

Implementing the on board and microcontroller supplies in this way described, allows operation even at high ambient temperatures.

The regulator system contains the so called power sequencing function which provides a controlled power up sequence of the three output voltages.

In addition to the main regulators the inputs of two voltage trackers are connected to the 5.5 V Buck converter output voltage. Their protected outputs follow the main 5 V linear regulator with high accuracy and are able to drive loads of 50 mA and 105 mA.

To monitor the output voltage levels of each of the linear regulators two independent undervoltage detection circuits are available. They can be used to implement the reset or an interrupt function.

For energy saving reasons, e.g. while the motor is turned off, the **TLE7368** offers a stand-by mode. The standby mode can be enabled and disabled either by battery or the microcontroller. In this stand-by mode just the stand-by regulator remains active and the current drawn from battery is reduced to a minimum for extended battery lifetime. A selection pin allows to configure the output voltages of the stand-by regulator to the application's needs. The input of the stand-by regulator is separated from the high power input of the pre-/post-regulator system.

The **TLE7368** is based on Infineon's Power technology SPT™ which allows bipolar, CMOS and power DMOS circuitry to be integrated on the same monolithic chip/circuitry.

**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram

**Pin Configuration** 

# 3 Pin Configuration

## 3.1 Pin Assignment




Figure 2 Pin Configuration

## 3.2 Pin Definitions and Functions TLE7368G

Pin (TLE7368G)	Pin (TLE7368E)	Symbol	Function
1	1	GND_A	Analog ground connection; Connect to heatslug resp. exposed pad.
2	2	RT	Reset and watchdog timing pin; Connect a ceramic capacitor to GND to determine the time base for the reset delay circuits and the watchdog cycle time
3	3	RO_1	Reset output Q_LDO1; Open drain output, active low. Connect an external 10 $k\Omega$ pull-up resistor to microcontroller I/O voltage.
4	4	RO_2	Reset output Q_LDO2 and FB_EXT; Open drain output, active low. Connect an external 10 k $\Omega$ pull-up resistor to microcontroller I/O voltage
5	_	N.C.	Internally not connected; Connect to GND_A



## Pin Configuration

Pin (TLE7368G)	Pin (TLE7368E)	Symbol	Function
6	5	IN_LDO2	LDO2 input; Connect this pin straight to the Buck converter output or add a dropper in between to reduce power dissipation on the chip.
7	6	Q_LDO2	$\begin{tabular}{ll} \textbf{Voltage regulator 2 output;} \\ 3.3 \ \mbox{V or 2.6 V, depending on the state of SEL\_LDO2.} \\ \begin{tabular}{ll} \textbf{Block to GND with capacitor for stable regulator operation; selection of capacitor $C_{\rm Q\_LDO2}$ according to $\bf Chapter 4.4$ and $\bf Chapter 6.} \\ \end{tabular}$
8	7	Q_T1	<b>Tracking regulator 1 output;</b> Block to GND with capacitor for stable regulator operation; selection of capacitor $C_{\mathbf{Q_T1}}$ according to <b>Chapter 4.4</b> and <b>Chapter 6</b> .
9	8	Q_T2	Tracking regulator 2 output; Block to GND with capacitor for stable regulator operation; selection of capacitor $C_{\rm Q\_T2}$ according to Chapter 4.4 and Chapter 6.
10	9	EN_uC	Enable input microcontroller; High level enables / low level disables the IC except the stand-by regulators; Integrated pull-down resistor
11	10	EN_IGN	Enable input ignition line; High level enables / low level disables the IC except the stand-by regulators; Integrated pull-down resistor
12	11	SEL_STBY	Selection input for stand-by regulator; Connect to GND to select 2.6 V output voltage for Q_STBY; Connect straight to Q_STBY to select 1.0 V output voltage for Q_STBY
13	12	C1-	Charge pump negative #1; Connect a ceramic capacitor 100 nF, to C1+
14	13	C2-	Charge pump negative #2; Connect a ceramic capacitor 100 nF, toC2+
15	14	C1+	Charge pump positive #1; Connect a ceramic capacitor 100 nF, to C1-
16	15	C2+	Charge pump positive #2; Connect a ceramic capacitor 100 nF, to C2-
17	16	CCP	Charge pump output; Connect a ceramic capacitor, 220 nF, to GND; Used for internal IC supply, do not use for other circuitry.
18	17	GND_P	Power ground; Exclusive GND connection of charge pump; Connect this pin to the power ground star point on the PCB.
_	18, 19	GND_A	Analog ground connection; Connect to exposed pad.
19, 20	20, 21, 22	IN	Buck regulator input; Connect to a pi-filter (or if not used to battery) with short lines; connect filter capacitors in any case with short lines; connect a small ceramic directly at the pin; For details refer to Chapter 6. Interconnect the pins.
21	_	N.C.	Internally not connected; Connect to GND_A.



## Pin Configuration

Pin (TLE7368G)	Pin (TLE7368E)	Symbol	Function
22	23	SEL_LDO2	Selection input LDO2; Connect to GND to select 2.6 V output voltage for LDO2; Connect straight to Q_LDO2 to select 3.3 V output voltage for LDO2.
23	24	WDI	Window Watchdog input; Apply a watchdog trigger signal to this pin
24	25	WDO	Window Watchdog output; Open drain output, active low, connect external 10 k $\Omega$ pull-up resistor to microcontroller I/O voltage
25, 26	26, 27	SW	Buck power stage's output; Connect both pins directly, on short lines, to the Buck converter circuit, i.e. the catch diode and the Buck inductance
27	28	BST	Bootstrap driver supply input; Connect the buck power stage's driver supply capacitor to the SW pins; For capacitor selection please refer to <b>Chapter 6</b> .
28	29	FB/L_IN	Buck converter feedback input plus input for LDO1 and trackers; Connect the output of the buck converter circuit with short lines to these pins; For Buck output capacitor selection please refer to Chapter 6.
29	30	Q_LDO1	<b>Voltage regulator 1 output;</b> 5 V output; Block to GND with capacitor for stable regulator operation; Selection of capacitor $C_{\rm Q\_LDO1}$ according to <b>Chapter 4.4</b> and <b>Chapter 6</b> .
30	31	FB_EXT	External regulator feedback input; Feedback input of control loop for the external power stage regulator. Connect to the emitter of the regulating transistor; Block to GND with capacitor for stable regulator operation; Selection of capacitor $C_{\rm Q\ FB\ EXT}$ according to Chapter 4.4 and Chapter 6.
31	32	DRV_EXT	Bipolar power stage driver output; Connect the base of an external NPN transistor directly to this pin; Regarding choice of the external power stage refer to Chapter 6.
32, 33	-	N.C.	Internally not connected; Connect to GND_A.
34	33	Q_STBY	Stand-by regulator output; Output voltage depending on the state of SEL_STBY; Block to GND with capacitor for stable regulator operation; Selection of capacitor $C_{Q\_STBY}$ according to <b>Chapter 4.4</b> and <b>Chapter 6</b> .
35	34	IN_STBY	Input to stand-by regulator; Always connect the reverse polarity protected battery line to this pin; Input to all IC internal biasing circuits; Block to GND directly at the IC with ceramic capacitor; For proper choice of input capacitors please refer to Chapter 6.
36	35	MON_STBY	<b>Monitoring output for stand-by regulator</b> ; power fail active low output with special timing, open drain, connect external pull-up resistor.
_	36	GND_A	Analog ground connection; Connect to exposed pad.



# 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

## Absolute Maximum Ratings 1)

 $T_{\rm i}$  = -40 °C to +150 °C; all voltages with respect to ground.

Pos.	Parameter	Symbol	Lim	it Values	Unit	Conditions
			Min.	Max.		
Stand-b	y Regulator Input IN_ST	BY				
4.1.1	Voltage	$V_{IN\_STBY}$	-0.3	45	V	_
4.1.2	Current	$I_{IN\_STBY}$	_	-	Α	Limited internally
Selectio	n Input SEL_STBY					
4.1.3	Voltage	$V_{\mathtt{SEL\_STBY}}$	-0.3	5.5	V	_
4.1.4	Voltage	$V_{\mathtt{SEL\_STBY}}$	-0.3	6.2	V	<i>t</i> < 10 s <sup>2)</sup>
4.1.5	Current	$I_{SEL\_STBY}$	_	-	Α	Limited internally
Buck Re	gulator Inputs IN					
4.1.6	Voltage	$V_{IN}$	$V_{\mathrm{SW}}$ - 0.3	45	V	_
4.1.7	Voltage	$V_{IN}$	-0.3	45	V	_
4.1.8	Current	$I_{IN}$	_	_	Α	Limited internally
Watchdo	og Input WDI	,			,	
4.1.9	Voltage	$V_{WDI}$	-0.3	5.5	V	_
4.1.10	Voltage	$V_{WDI}$	-0.3	6.2	V	<i>t</i> < 10 s <sup>2)</sup>
4.1.11	Current	$I_{WDI}$	_	_	Α	Limited internally
Watchdo	og Output WDO					
4.1.12	Voltage	$V_{WDO}$	-0.3	5.5	V	_
4.1.13	Voltage	$V_{WDO}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$
4.1.14	Current	$I_{WDO}$	_	_	Α	Limited internally
Charge	Pump Positive C<1+, 2+				,	
4.1.15	Voltage	V <sub>C&lt;1+, 2+&gt;</sub>	-0.3	18	V	_
4.1.16	Current	I <sub>C&lt;1+, 2+&gt;</sub>	_	_	mA	_
Charge	Pump Negative C<1-, 2-					
4.1.17	Voltage	V <sub>C&lt;1-, 2-&gt;</sub>	-0.3	5.5	V	_
4.1.18	Current	I <sub>C&lt;1-, 2-&gt;</sub>	_	_	mA	_
Charge	Pump Output CCP	,			,	
4.1.19	Voltage	$V_{CCP}$	-0.3	18	V	_
4.1.20	Current	$I_{CCP}$	_	_	mA	_
Reset O	utput RO_1	<b>'</b>				-1
4.1.21	Voltage	$V_{RO\_1}$	-0.3	5.5	V	_
4.1.22	Voltage	$V_{RO\_1}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$
4.1.23	Current	$I_{RO\_1}$	_	_	Α	Limited internally



## Absolute Maximum Ratings (cont'd)<sup>1)</sup>

 $T_{\rm i}$  = -40 °C to +150 °C; all voltages with respect to ground.

Pos.	Parameter	Symbol	Limit	Values	Unit	Conditions
			Min.	Max.		
Reset O	utput RO_2			1	1	
4.1.24	Voltage	$V_{RO\ 2}$	-0.3	5.5	V	_
4.1.25	Voltage	$V_{RO\_2}$	-0.3	6.2	٧	<i>t</i> < 10 s <sup>2)</sup>
4.1.26	Current	$I_{RO\_2}$	_	_	Α	Limited internally
Reset Ti	ming RT	_	1	1		
4.1.27	Voltage	$V_{RT}$	-0.3	5.5	٧	_
4.1.28	Voltage	$V_{RT}$	-0.3	6.2	V	<i>t</i> < 10 s <sup>2)</sup>
4.1.29	Current	$I_{RT}$	_	_	Α	Limited internally
Tracking	Regulator Outputs Q_T<1.		1	1		
4.1.30	Voltage	V <sub>Q_T&lt;12&gt;</sub>	-5	40	٧	$V_{\rm FB/L\_IN}$ = 5.5V
4.1.31	Voltage	V <sub>Q_T&lt;12&gt;</sub>	-5	35	٧	off mode;
		_				$V_{\rm FB/L\_IN}$ = 0V
4.1.32	Current	$I_{\rm Q_T<12>}$	_	_	Α	Limited internally
Enable I	gnition EN_IGN					
4.1.33	Voltage	$V_{EN\_IGN}$	-0.3	45	V	_
4.1.34	Current	$I_{\mathrm{EN\_IGN}}$	_	_	mA	_
Enable M	licro EN_uC					
4.1.35	Voltage	$V_{EN\_uC}$	-0.3	5.5	V	_
4.1.36	Voltage	$V_{EN\_uC}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$
4.1.37	Current	$I_{EN\_uC}$	-5	5	mA	-
Voltage	Regulator Outputs Q_LDO<	<b>12&gt;</b>	•		•	
4.1.38	Voltage	$V_{Q\_LDO1}$	-0.3	$V_{FB/L\_IN}$ + 0.3	٧	_
4.1.39	Voltage	$V_{Q\_LDO2}$	-0.3	$V_{\rm IN\_LDO2}$ + 0.3	٧	-
4.1.40	Voltage	V <sub>Q_LDO&lt;12&gt;</sub>	-0.3	5.5	V	_
4.1.41	Voltage	V <sub>Q_LDO&lt;12&gt;</sub>	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$
4.1.42	Current	$I_{\mathrm{Q\_LDO<12>}}$	_	_	Α	Limited internally
Selectio	n Input SEL_LDO2					
4.1.43	Voltage	$V_{\rm SEL\_LDO2}$	-0.3	5.5	V	_
4.1.44	Voltage	V <sub>SEL_LDO2</sub>	-0.3	6.2	٧	<i>t</i> < 10 s <sup>2)</sup>
4.1.45	Current	$I_{SEL\_LDO2}$	_	_	Α	Limited internally
External	Driver Output DRV_EXT					
4.1.46	Voltage	$V_{DRV\_EXT}$	-0.3	5.5	٧	_
4.1.47	Voltage	$V_{DRV\_EXT}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$
4.1.48	Current	$I_{DRV\_EXT}$	_	_	Α	Limited internally
External	Regulator Feedback Input		1			1
4.1.49	Voltage	$V_{FB\_EXT}$	-0.3	5.5	V	_
4.1.50	Voltage	$V_{FB\_EXT}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$
4.1.51	Current	$I_{FB\_EXT}$	_	_	Α	Limited internally
	1		1	1		



## Absolute Maximum Ratings (cont'd)<sup>1)</sup>

 $T_{\rm i}$  = -40 °C to +150 °C; all voltages with respect to ground.

Pos.	Parameter	Symbol	Limit	Values	Unit	Conditions	
			Min. Max.				
Feedba	ck and Post-Regulators Inp	ut FB/L_IN					
4.1.52	Voltage	$V_{\mathrm{FB/L\_IN}}$	$V_{\rm Q\_LDO1}$ - 0.3	18	V	_	
4.1.53	Voltage	$V_{FB/L\_IN}$	-0.3	18	V	_	
4.1.54	Current	$I_{FB/L\_IN}$	_	_	Α	Limited internally	
Linear F	Regulator 2 Input IN_LDO2	·					
4.1.55	Voltage	$V_{IN\_LDO2}$	$V_{\rm Q\_LDO2}$ - 0.3	18	V	_	
4.1.56	Voltage	$V_{IN\_LDO2}$	-0.3	18	V	_	
4.1.57	Current	$I_{\mathrm{IN\_LDO2}}$	_	_	Α	Limited internally	
Bootstra	ap Supply BST						
4.1.58	Voltage	$V_{BST}$	$V_{\mathrm{SW}}$ - 0.3	$V_{\rm SW}$ + 5.5	V	_	
4.1.59	Voltage	$V_{BST}$	-0.3	51	V	_	
4.1.60	Current	$I_{BST}$	_	_	Α	Limited internally	
Buck Po	ower Stage SW						
4.1.61	Voltage	$V_{\sf SW}$	-2	$V_{IN}$ + 0.3	V	_	
4.1.62	Voltage	$V_{\sf SW}$	-2	45	V	_	
4.1.63	Current	$I_{SW}$	_	-	Α	Limited internally	
Stand-b	y Regulator Output Q_STB	Y					
4.1.64	Voltage	$V_{Q\_STBY}$	-0.3	5.5	V	_	
4.1.65	Voltage	$V_{Q\_STBY}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$	
4.1.66	Current	$I_{Q\_STBY}$	_	-	Α	Limited internally	
Monitor	ing Output MON_STBY						
4.1.67	Voltage	$V_{MON\_STBY}$	-0.3	5.5	V	_	
4.1.68	Voltage	$V_{MON\_STBY}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$	
4.1.69	Current	$I_{MON\_STBY}$	_	-	Α	Limited internally	
Tempera	atures	<u> </u>					
4.1.70	Junction Temperature	$T_{\rm j}$	-40	150	°C	_	
4.1.71	Storage Temperature	$T_{stg}$	-50	150	°C	_	
ESD-Pro	otection (Human Body Mod	el)					
4.1.72	Electrostatic discharge voltage	$V_{ESD}$	-2	2	kV	Human Body Model (HBM) <sup>3)</sup>	
ESD-Pro	otection (Charged Device M	lodel)	1	ı	1		
4.1.73	Electrostatic discharge voltage to GND	$V_{ESD}$	-500	500	V	Charged Device Model (CDM) <sup>4)</sup>	
4.1.74	Electrostatic discharge voltage, corner pins to GN	$V_{ESD}$	-750	750	V	Charged Device Model (CDM) <sup>4)</sup>	

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Exposure to those absolute maximum ratings for extended periods of time (t > 10 s) may affect device reliability.

<sup>3)</sup> According to JEDEC standard EIA/JESD22-A114-B (1.5 k $\Omega$ , 100 pF)

<sup>4)</sup> According to EIA/JESD22-C101 or ESDA STM5.3.1



Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

### 4.2 Functional Range

Pos.	Parameter	Symbol	Lir	nit Values	Unit	Conditions
			Min.	Max.		
4.2.1	Stand-by input voltage	$V_{IN\_STBY}$	3.0	45	V	1)
4.2.2	Buck input voltage	$V_{IN}$	4.5	45	V	1)
4.2.3	Peak to peak ripple voltage at FB/L_IN	$V_{FB/L\_IN}$	0	150	mVpp	-
4.2.4	Junction temperature	$T_{\rm j}$	-40	150	°C	_

<sup>1)</sup> At minimum battery voltage regulators with higher nominal output voltage will not be able to provide the full output voltage. Their outputs follow the battery with certain drop.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Power	-P-DSO-36	,			1	1	
4.3.1	Junction to ambient	$R_{thJA}$	_	49	_	K/W	Footprint only <sup>1)</sup>
4.3.2	Junction to ambient	$R_{thJA}$	_	39	_	K/W	Heat sink area 300mm <sup>2</sup> 1)
4.3.3	Junction to ambient	$R_{thJA}$	-	32	-	K/W	Heat sink area 600mm <sup>2</sup> 1)
4.3.4	Junction to case	$R_{thJC}$	_	4.4	_	K/W	_
PG-DS	6O-36	,					
4.3.5	Junction to ambient	$R_{thJA}$	_	54	_	K/W	Footprint only <sup>1)</sup>
4.3.6	Junction to ambient	$R_{thJA}$	_	42	_	K/W	Heat sink area 300mm <sup>2</sup> 1)
4.3.7	Junction to ambient	$R_{thJA}$	_	35	_	K/W	Heat sink area 600mm <sup>2</sup> 1)
4.3.8	Junction to case	$R_{thJC}$	-	5.6	_	K/W	_

<sup>1)</sup> Worst case regarding peak temperature; zero airflow; mounted on FR4; 80 × 80 × 1.5 mm³; 35μ Cu; 5μ Sn



#### 4.4 **Electrical Characteristics**

#### **Electrical Characteristics**

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5 \text{ V}, \ T_{\rm j} = -40 \text{ °C to +150 °C}, \\ V_{\rm CCP} &= 9.0 \text{ V}; \text{ SEL\_STBY} = \text{Q\_STBY}; \text{ all voltages with respect to ground}. \end{split}$$

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
Buck Re	egulator							
4.4.1	Switching frequency	f	280	370	425	kHz	_	
4.4.2	Current transition rise/fall time	<i>t</i> <sub>r, 1</sub>	-	50	-	ns	1); slope magnitude 1 A; fixed internally	
4.4.3	Power stage on resistance	R <sub>ON, Buck</sub>	_	_	280	mΩ	-	
4.4.4	Power stage peak current limit	$I_{ m peak,SW}$	2.5	-	4.6	A	$V_{\rm IN} = 5.0 \ \rm V;$ $V_{\rm SW} \ \rm ramped \ down \ from \ 5.0 \ \rm V$ to 3.7 V; $V_{\rm FB/L\_IN} = 5.0 \ \rm V$	
4.4.5	Buck converter output voltage	$V_{FB/L\_IN}$	5.4	-	6.0	V	$I_{\text{Buck}} = 2.0 \text{ A}^{2)}$	
4.4.6	Buck converter output voltage	$V_{FB/L\_IN}$	5.4	_	6.4	V	$I_{\text{Buck}} = 100 \text{ mA}^{2)}$	
4.4.7	Buck converter, turn on threshold	$V_{IN,on}$	-	_	4.5	V	$V_{\mathrm{IN}}$ increasing	
4.4.8	Buck converter, turn off threshold	$V_{IN, off}$	3.5	-	-	V	$V_{IN}$ decreasing	
4.4.9	Buck converter On/off hysteresis	$V_{ m IN,  hyst}$	450	500	550	mV	$V_{\text{IN, hyst}} = V_{\text{IN, on}} - V_{\text{IN, off}}$	
4.4.10	Bootstrap undervoltage lockout, turn on threshold	$V_{ m BST\_UV,on}$	-	-	V <sub>SW</sub> + 5.0	V	Bootstrap voltage increasing	
4.4.11	Bootstrap undervoltage lockout, turn off threshold	$V_{ m BST\_UV,off}$	V <sub>SW</sub> + 3.2	-	-	V	Bootstrap voltage decreasing	
4.4.12	Bootstrap undervoltage lockout, hysteresis	$V_{ m BST\_UV,hyst}$	0.2	_	1	V	$V_{\rm BST\_UV,  hyst} = V_{\rm BST\_UV,  on} - V_{\rm BST\_UV,  off}$	
Charge	Pump	1	1					
4.4.13	Charge pump voltage	$V_{\sf CCP}$	9	_	15	V	$C_{\rm C1}$ = 100 nF; $C_{\rm C2}$ = 100 nF; $C_{\rm CCP}$ = 220 nF	
4.4.14	Charge pump voltage	$V_{\sf CCP}$	9	-	13.5	V	$V_{\rm IN}$ = 4.5 V; $C_{\rm C1}$ = 100 nF; $C_{\rm C2}$ = 100 nF; $C_{\rm CCP}$ = 220 nF	
4.4.15	Charge pump switching frequency	$f_{\sf CCP}$	1.0	_	2.5	MHz	_	



## Electrical Characteristics (cont'd)

 $V_{\rm IN}$  =  $V_{\rm IN\_STBY}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm CCP}$  = 9.0 V; SEL\_STBY = Q\_STBY; all voltages with respect to ground.

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
Voltage	Regulator Q_LDO1	1	1				1	
4.4.16	Output voltage	$V_{\mathrm{Q\_LDO1}}$	4.9	_	5.1	V	$1 \text{ mA} < I_{Q\_LDO1} < 700 \text{ mA}^{3)}$	
4.4.17	Output current limitation		800	_	1600	mA	$V_{\rm Q\ LDO1}$ = 4.0 V	
4.4.18	Drop voltage	V <sub>dr, Q_LDO1</sub>	-	-	400	mV	$I_{\text{Q\_LDO1}}$ = 500 mA; V <sub>FB/L_IN</sub> = 5.0 V; <sup>3) 4)</sup>	
4.4.19			_	-	400	mV	$I_{\text{Q\_LDO1}} = 250 \text{ mA};$ $V_{\text{IN}} = 4.5 \text{ V;}^{3) \text{ 4}}$	
4.4.20	Load regulation	$\Delta V_{ m Q\_LDO1}$	_	60	120	mV/A	_	
4.4.21	Power supply ripple rejection	PSRR <sub>Q_LD O1</sub>	26	_	-	dB	$\begin{split} V_{\rm FB/L\_IN} &= 5.6 \text{ V;} \\ V_{\rm FB/L\_IN, \ ripple \ pp} &= 150 \text{ mV;} \\ f_{\rm FB/L\_IN, \ ripple} &= 370 \text{ kHz;} \\ I_{\rm Q\_LDO1} &= 250 \text{ mA;} \\ C_{\rm Q\_LDO1} &= 4.7  \mu\text{F, X7R}^{1)} \end{split}$	
4.4.22	Output capacitor	$C_{Q\_LDO1}$	1	_	470	μF	1) 5)	
4.4.23	Output capacitor	$\begin{array}{c} ESR \\ C_{Q\_LDO1} \end{array}$	0	-	2	Ω	at 10 kHz <sup>1)</sup>	
Voltage	Regulator Q_LDO2	_	1				1	
4.4.24	Output voltage	$V_{\mathrm{Q\_LDO2}}$	3.23	-	3.37	V	SEL_LDO2 = Q_LDO2; IN_LDO2 = FB/L_IN; 1 mA $< I_{Q LDO2} < 500$ mA	
4.4.25	Output current limitation	$I_{ m Q\_LDO2,\ lim}$	700	_	1400	mA	SEL_LDO2 = Q_LDO2; IN_LDO2 = FB/L_IN; $V_{\rm Q\ LDO2}$ = 2.8 V	
4.4.26	Drop voltage	$V_{ m dr,Q\_LDO2}$	_	_	400	mV	$\begin{split} & \text{SEL\_LDO2} = \text{Q\_LDO2}; \\ & V_{\text{CCP}} = 9 \text{ V}; \\ & I_{\text{Q\_LDO2}} = 500 \text{ mA;}^{4)  6)} \end{split}$	
4.4.27	Drop voltage	$V_{ m dr,Q\_LDO2}$	-	-	400	mV	SEL_LDO2 = Q_LDO2; $V_{\rm CCP}$ = 9 V; $I_{\rm Q_LDO2}$ = 250 mA; $V_{\rm IN}$ = 4.5 V; <sup>4) 6)</sup>	
4.4.28	Load regulation	$\Delta V_{\rm Q\_LDO2}$	_	_	80	mV/A	3.3 V mode 1 mA < $I_{\rm Q\_LDO2}$ < 650 mA	
4.4.29	Output voltage	$V_{\mathrm{Q\_LDO2}}$	2.56	_	2.67	V	SEL_LDO2 = GND; IN_LDO2 = FB/L_IN; 1 mA $< I_{O_LDO2} < 500$ mA	
4.4.30	Output current limitation	$I_{ m Q\_LDO2,\ lim}$	700	_	1400	mA	$\begin{split} & SEL\_LDO2 = GND; \\ & IN\_LDO2 = FB/L\_IN; \\ & V_{Q\_LDO2} = 2.0 \ V \end{split}$	
4.4.31	Drop voltage	$V_{ m dr,Q\_LDO2}$	_	_	400	mV	SEL_LDO2 = GND; $V_{\rm CCP}$ = 9 V; $I_{\rm Q_LDO2}$ = 500 mA; <sup>4)6)</sup>	



## Electrical Characteristics (cont'd)

 $V_{\rm IN}$  =  $V_{\rm IN\_STBY}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm CCP}$  = 9.0 V; SEL\_STBY = Q\_STBY; all voltages with respect to ground.

Pos.	Parameter	Symbol	L	imit Val	mit Values		Conditions	
			Min.	Тур.	Max.	1		
4.4.32	Drop voltage	$V_{ m dr,Q\_LDO2}$	_	-	400	mV	$SEL\_LDO2 = GND; \\ V_{CCP} = 9 \text{ V}; \\ I_{Q\_LDO2} = 250 \text{ mA}; \\ V_{\text{IN}} = 4.5 \text{ V}; ^{4)6)}$	
4.4.33	Load regulation	$\Delta V_{\mathrm{Q\_LDO2}}$	_	-	65	mV/A	2.6 V mode 1 mA < $I_{\rm Q\_LDO2}$ < 650 mA	
4.4.34	Power supply ripple rejection	PSRR <sub>Q_LDO2</sub>	26	_	_	dB	$\begin{split} &V_{\text{IN\_LDO2}} = 5.6 \text{ V;} \\ &V_{\text{IN\_LDO2, ripple pp}} = 150 \text{ mV;} \\ &f_{\text{IN\_LDO2, ripple}} = 370 \text{ kHz;} \\ &I_{\text{Q\_LDO2}} = 250 \text{mA;} \\ &C_{\text{Q\_LDO2}} = 4.7  \mu\text{F ceramic} \\ &\text{X7R}^{1)} \end{split}$	
4.4.35	Selector Pull-down resistor	$R_{\rm SEL\_LDO2}$	0.7	1.2	1.9	ΜΩ	_	
4.4.36	Output capacitor	$C_{Q\_LDO2}$	1	-	470	μF	1)5)	
4.4.37	Output capacitor	ESR $C_{\mathrm{Q\_LDO2}}$	0	-	2	Ω	at 10 kHz; <sup>1)</sup>	
External	Voltage Regulator Cont	rol						
4.4.38	Driver current limit	$I_{\mathrm{DRV\_EXT,\; lim}}$	75	-	150	mA	TLE7368G, TLE7368E $V_{\rm FB\_EXT}$ = 1.2 V	
4.4.39	Driver current limit	$I_{\mathrm{DRV\_EXT,\ lim}}$	75	-	150	mA	TLE7368-2E $V_{\rm FB\_EXT}$ = 0.9V	
4.4.40	Driver current limit	$I_{DRV\_EXT,\;lim}$	75	-	150	mA	TLE7368-3E $V_{\rm FB\_EXT}$ = 1.0V	
4.4.41	Feedback voltage	$V_{FB\_EXT}$	1.51	_	1.55	V	TLE7368G, TLE7368E	
4.4.42	Feedback voltage	$V_{FB\_EXT}$	1.19	_	1.23	V	TLE7368-2E	
4.4.43	Feedback voltage	$V_{FB\_EXT}$	1.30	_	1.34	V	TLE7368-3E	
4.4.44	Feedback input current	$I_{FB\_EXT}$	-250	_	_	μΑ	_	
4.4.45	Load regulation	$\Delta V_{FB\_EXT}$	_	_	20	mV/A	$V_{\text{CCP}} = 9.0 \text{ V};$ $I_{\text{FB}\_\text{EXT}} = 100  \mu\text{A to 1 A;}^{7)}$	
4.4.46	Output capacitor	$C_{FB\_EXT}$	4.7	_	_	μF	1)5)7)	
4.4.47	Output capacitor	${\rm ESR} \\ C_{\rm FB\_EXT}$	0	-	0.1	Ω	at 10 kHz; <sup>1)</sup>	
Voltage	Tracker Q_T1							
4.4.48	Output voltage tracking accuracy to Q_LDO1	$\Delta V_{ m Q\_T1}$	-10	-	10	mV	$0 \text{ mA} < I_{\text{Q}\_\text{T1}} < 105 \text{ mA}$	
4.4.49	Output current limitation	$I_{Q\_T1}$	120	-	240	mA	V <sub>Q_T1</sub> = 4.0 V	
4.4.50	Drop voltage	V <sub>dr, Q_T1</sub>	_	-	400	mV	$\begin{split} I_{\rm Q-T1} &= 105 \text{ mA;} \\ V_{\rm FB/L_IN} &= 5.3 \text{ V;} \\ V_{\rm Q_LDO1} &= 5.0 \text{ V}^{4)} \end{split}$	



## Electrical Characteristics (cont'd)

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5 \text{ V}, \ T_{\rm j} = -40 \ ^{\circ}\text{C} \text{ to } +150 \ ^{\circ}\text{C}, \\ V_{\rm CCP} &= 9.0 \text{ V}; \text{ SEL\_STBY} = \text{Q\_STBY}; \text{ all voltages with respect to ground}. \end{split}$$

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
4.4.51	Power supply ripple rejection	PSRR <sub>Q_T1</sub>	26	-	_	dB	$\begin{split} V_{\text{FB/L\_IN}} &= 5.6 \text{ V;} \\ V_{\text{FB/L\_IN, ripple pp}} &= 150 \text{ mV;} \\ f_{\text{FB/L\_IN, ripple}} &= 370 \text{ kHz;} \\ V_{\text{Q\_LDO1}} &= 5.0 \text{ V;} \\ I_{\text{Q\_T1}} &= 100 \text{ mA;} \\ C_{\text{Q\_T1}} &= 4.7 \mu \text{F ceramic X7R;}^{1)} \end{split}$	
4.4.52	Output capacitor	$C_{Q\_T1}$	4.7	_	_	μF	1)5)	
4.4.53	Output capacitor	$ESR C_{Q\_T1}$	0	_	3	Ω	at 10 kHz; <sup>1)</sup>	
Voltage	Tracker Q_T2							
4.4.54	Output voltage tracking accuracy to Q_LDO1	$\Delta V_{Q_T2}$	-10	_	10	mV	$0 \text{ mA} < I_{Q_T2} < 50 \text{ mA};$	
4.4.55	Output current limitation	$I_{Q\_T2}$	60	_	110	mA	$V_{\rm Q_{-}T2}$ = 4.0 V	
4.4.56	Drop voltage	$V_{ m dr,Q\_T2}$	_	-	400	mV	$I_{\rm Q_{-T2}}$ = 50 mA; $V_{\rm FB/L_{-IN}}$ = 5.3 V; $V_{\rm Q_{-LDO1}}$ = 5.0 V <sup>4)</sup>	
4.4.57	Power supply ripple rejection	PSRR <sub>Q_T2</sub>	26	_	_	dB	$\begin{split} V_{\text{FB/L\_IN}} &= 5.6 \text{ V;} \\ V_{\text{FB/L\_IN, ripple pp}} &= 150 \text{ mV;} \\ f_{\text{FB/L\_IN, ripple}} &= 370 \text{ kHz;} \\ V_{\text{Q\_LDO1}} &= 5.0 \text{ V;} \\ I_{\text{Q\_T2}} &= 40 \text{ mA;} \\ C_{\text{Q\_T2}} &= 4.7  \mu\text{F ceramic X7R;}^{1)} \end{split}$	
4.4.58	Output capacitor	$C_{Q\_T2}$	4.7	_	_	μF	1)5)	
4.4.59	Output capacitor	$ESR\ C_{Q\_T2}$	0	_	3	Ω	at 10 kHz; <sup>1)</sup>	
Stand-b	y Regulator							
4.4.60	Output voltage	$V_{Q\_STBY}$	0.93	1.02	1.08	V	$V_{\rm IN\_STBY}$ > 3 V; 100 $\mu$ A < $I_{\rm Q\_STBY}$ < 10 mA; SEL_STBY = Q_STBY	
4.4.61	Output voltage	$V_{Q\_STBY}$	0.93	1.02	1.08	V	$\begin{split} V_{\text{IN\_STBY}} &> 4.5 \text{ V}; \\ I_{\text{Q\_STBY}} &= 30 \text{ mA}; \\ \text{SEL\_STBY} &= \text{Q\_STBY} \end{split}$	
4.4.62	Output voltage	$V_{Q\_STBY}$	2.51	2.62	2.73	V	$V_{\rm IN\_STBY}$ > 3.0 V; 100 $\mu$ A < $I_{\rm Q\_STBY}$ < 10 mA; SEL_STBY = GND	
4.4.63	Selector pull-up current	$I_{SEL\_STBY}$	-2	-5	-10	μΑ	SEL_STBY = GND	
4.4.64	Output current limitation		31	_	90	mA	$V_{\rm Q\_STBY}$ = 0.5 V	



## Electrical Characteristics (cont'd)

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5~{\rm V},~T_{\rm j} = -40~^{\circ}{\rm C}~{\rm to}~+150~^{\circ}{\rm C},\\ V_{\rm CCP} &= 9.0~{\rm V};~{\rm SEL\_STBY} = {\rm Q\_STBY};~{\rm all~voltages~with~respect~to~ground}. \end{split}$$

Pos.	Parameter	Symbol	L	imit Va	lues	Unit	Conditions
			Min.	Тур.	Max.		
4.4.65	Load regulation	$\Delta V_{\mathrm{Q\_STBY}}$	-	-	5	V/A	$I_{\rm Q\_STBY}$ = 100μA to 10 mA $V_{\rm IN\_STBY}$ > 4.5 V; SEL_STBY = Q_STBY $V_{\rm Q\_STBY}$ = 1.0V
			_	_	10	V/A	$I_{\rm Q\_STBY}$ = 100 $\mu$ A to 10 mA $V_{\rm IN\_STBY}$ > 4.5 V; SEL_STBY = GND $V_{\rm Q\_STBY}$ = 2.6V
4.4.66	Line regulation	$\Delta V_{\mathrm{Q\_STBY}}$	_	_	5	mV/V	_
4.4.67	Power supply ripple rejection	$PSRR_{Q\_STBY}$	60	_	-	dB	$V_{\text{IN\_STBY, ripple pp}}$ = 500 mV; $f_{\text{IN\_STBY, ripple}}$ = 100 Hz; $I_{\text{Q\_STBY}}$ = 5 mA; $C_{\text{Q\_STBY}}$ = 1 $\mu$ F ceramic X7R; <sup>1</sup>
4.4.68	Output capacitor	$C_{Q\_STBY}$	0.47	_	2	μF	1) 5)
4.4.69	Output capacitor	$\begin{array}{c} ESR \\ C_{Q\_STBY} \end{array}$	0	_	0.5	Ω	at 10 kHz; <sup>1)</sup>
Device I	Enable Blocks and Qui	escent Current	:				
4.4.70	Ignition turn on threshold	$V_{EN\_IGN, on}$	_	_	4.0	V	Device operating
4.4.71	Ignition turn off threshold	$V_{EN\_IGN,off}$	2.0	_	-	V	Only stand-by regulators are active if $V_{\rm EN\_IGN} < V_{\rm EN\_IGN,  off}$ and $V_{\rm EN\_uC} < V_{\rm EN\_uC,  off}$
4.4.72	Ignition pull-down resistor current	$I_{EN\_IGN}$	-100	-	_	μΑ	$V_{\rm EN\_IGN}$ = 13.5 V
4.4.73	Turn on threshold	$V_{EN\_uC,on}$	-	-	2.0	V	Device operating
4.4.74	Turn off threshold	$V_{EN\_uC,off}$	0.8	_	_	V	Only stand-by regulators are active if $V_{\rm EN\_IGN} < V_{\rm EN\_IGN,  off}$ and $V_{\rm EN\_uC} < V_{\rm EN\_uC,  off}$
4.4.75	Pull-down resistor current	$I_{EN\_uC}$	-30	_	_	μΑ	$V_{\rm EN\_uC}$ = 5 V
4.4.76	Quiescent current	$I_{q} = I_{IN\_STBY} - I_{Q\_STBY}$	-120	-	_	μΑ	$V_{\rm EN\_uC} = V_{\rm EN\_IGN} = 0 \text{ V};$ ${\rm SEL\_STBY} = {\rm Q\_STBY};$ ${\rm MON\_STBY} = {\rm H};$ $I_{\rm Q~STBY} = 100~\mu{\rm A};$ $T_{\rm j} < 125~{\rm ^{\circ}C}$
4.4.77	Quiescent current	$I_{q} = I_{IN\_STBY} - I_{Q\_STBY}$	-130	-	-	μΑ	$V_{\rm EN\_uC} = V_{\rm EN\_IGN} = 0 \text{ V};$ ${\rm SEL\_STBY = GND};$ ${\rm MON\_STBY = H};$ $I_{\rm Q\_STBY} = 100 \ \mu\text{A}; T_{\rm j} < 125 \ ^{\circ}\text{C}$
4.4.78	Quiescent current	$I_{q,\;IN}$	-10	-	_	μΑ	$V_{\text{EN\_uC}} = V_{\text{EN\_IGN}} = 0 \text{ V};$ $V_{\text{IN\_STBY}} = 0 \text{ V};$ $T_{\text{i}} < 125 \text{ °C}$

Reset Generator RO\_1 Monitoring Q\_LDO1



## Electrical Characteristics (cont'd)

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5~{\rm V},~T_{\rm j} = -40~^{\circ}{\rm C}~{\rm to}~+150~^{\circ}{\rm C},\\ V_{\rm CCP} &= 9.0~{\rm V};~{\rm SEL\_STBY} = {\rm Q\_STBY};~{\rm all~voltages~with~respect~to~ground}. \end{split}$$

Pos.	Parameter	Symbol	L	imit Valı	ues	Unit	Conditions	
			Min.	Тур.	Max.			
4.4.79	Undervoltage Reset threshold on Q_LDO1	$V_{\mathrm{URT\ Q\_LDO1},}$ de	4.50	-	4.75	V	$V_{\rm Q\_LDO1}$ decreasing; $V_{\rm FB/L\_IN}$ = open;	
4.4.80	Undervoltage Reset threshold on Q_LDO1	$V_{\rm URT\;Q\_LDO1,}$ in	4.55	-	4.90	V	$V_{\rm Q\_LDO1}$ increasing	
4.4.81	Undervoltage Reset hysteresis	$V_{\mathrm{URO\_1,\ hyst}}$	100	-	220	mV	_	
4.4.82	Overvoltage Reset threshold on Q_LDO1	$V_{\rm ORT\; Q\_LDO1,}$ in	5.40	_	5.65	V	$V_{\rm Q\_LDO1}$ increasing	
4.4.83	Overvoltage Reset threshold on Q_LDO1	$V_{\rm ORT\;Q\_LDO1,}$ de	5.25	-	5.60	V	$V_{ m Q\_LDO1}$ decreasing	
4.4.84	Overvoltage Reset hysteresis	$V_{\mathrm{ORO\_1,\ hyst}}$	80	-	180	mV	_	
4.4.85	RO_1, Reset output low voltage	$V_{\mathrm{RO\_1,low}}$	-	-	0.4	V	$I_{\rm RO\_1}$ = -10 mA; $V_{\rm Q_LDO1}$ > 2.5 V	
4.4.86	RO_1, Reset output low voltage	$V_{ m RO\_1,low}$	_	-	0.25	V	$V_{\text{IN\_STBY}} = 3.0 \text{ V};$ $V_{\text{Q\_LDO1}} = 2.5 \text{V};$ $I_{\text{RO\_1}} = -500 \mu\text{A};$	
4.4.87	RO_1, Reset output leakage	$I_{\mathrm{RO\_1,\ high}}$	-1	-	1	μА	$V_{\rm RO\_1} = 5.0 \text{ V}$	
4.4.88	Reset delay time base	$T_{ m cycle}$	41.6	50	62.5	μs	$C_{\rm RT}$ = 1 nF	
4.4.89	Reset timing capacitor range	$C_{RT}$	0.33	1.0	4.7	nF	_	
4.4.90	Reset delay time RO_1	$t_{\rm RD,RO\_1}$	-	160	_	$T_{ m cycle}$	_	
4.4.91	Undervoltage Reset reaction time	t <sub>UVRR, RO_1</sub>	2	-	10	μs	Voltage step at Q_LDO1 from 5.00 V to 4.48 V	
4.4.92	Overvoltage Reset reaction time	t <sub>OVRR, RO_1</sub>	20	-	80	μs	Buck converter operating; Voltage step at Q_LDO1 from 5.00 V to 5.67 V	
Reset G	enerator RO_2 Monitorir	ng Q_LDO2 a	nd FB_	EXT				
4.4.93	Undervoltage Reset threshold on Q_LDO2	$V_{ m URT\ Q\_LDO2},$ de	3.135	_	3.230	V	$\begin{aligned} & SEL\_LDO2 = Q\_LDO2; \\ & V_{Q\_LDO2} \text{ decreasing}; \\ & V_{IN\_LDO2} = open \end{aligned}$	
4.4.94	Undervoltage Reset headroom on Q_LDO2	$V_{ m URT\ Q\_LDO2,}$ head	55	117.5	_	mV	$\begin{split} & \text{SEL\_LDO2} = \text{Q\_LDO2}; \\ & V_{\text{URT Q\_LDO2, head}} \\ & = V_{\text{Q\_LDO2}} - V_{\text{URT Q\_LDO2, de}}; \\ & V_{\text{Q\_LDO2}} \textcircled{2} I_{\text{Q\_LDO2}} = 500 \text{ mA} \end{split}$	
4.4.95	Undervoltage Reset hysteresis Q_LDO2	$V_{URO\_2,\;hyst}$	15	_	55	mV	SEL_LDO2 = Q_LDO2; $V_{\text{URO}_2, \text{ hyst}}$ = $V_{\text{URT Q_LDO2, in}}$ - $V_{\text{URT Q_LDO2, de}}$	
4.4.96	Overvoltage Reset threshold on Q_LDO2	$V_{\rm ORT\;Q\_LDO2,}$ in	3.70	_	3.85	V	$\begin{aligned} & SEL\_LDO2 = Q\_LDO2; \\ & V_{Q\_LDO2} & increasing \end{aligned}$	



## Electrical Characteristics (cont'd)

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5 \text{ V}, \ T_{\rm j} = -40 \ ^{\circ}\text{C} \ \text{to } +150 \ ^{\circ}\text{C}, \\ V_{\rm CCP} &= 9.0 \ \text{V}; \ \text{SEL\_STBY} = \text{Q\_STBY}; \ \text{all voltages with respect to ground}. \end{split}$$

Pos.	Parameter	Symbol	Li	mit Val	nit Values		Conditions	
			Min.	Тур.	Max.			
4.4.97	Overvoltage Reset threshold on Q_LDO2	$V_{ m ORTQ\_LDO2},$ de	3.55	_	3.80	V	SEL_LDO2 = Q_LDO2; $V_{\text{Q LDO2}}$ decreasing	
4.4.98	Overvoltage Reset hysteresis	$V_{ m ORO\_2,hyst}$	50	-	200	mV	SEL_LDO2 = Q_LDO2;	
4.4.99	Undervoltage Reset threshold on Q_LDO2	$V_{ m URT\ Q\_LDO2},$ de	2.485	_	2.560	V	$\begin{aligned} & \text{SEL\_LDO2} = \text{GND}; \\ & V_{\text{Q\_LDO2}} \text{ decreasing}; \\ & V_{\text{IN\_LDO2}} = \text{open} \end{aligned}$	
4.4.100	Undervoltage Reset headroom on Q_LDO2	$V_{\mathrm{URT\ Q\_LDO2},}$ head	47	_	_	mV	$\begin{split} & \text{SEL\_LDO2} = \text{GND}; \\ & V_{\text{URT Q\_LDO2, head}} \\ & = V_{\text{Q\_LDO2}} - V_{\text{URT Q\_LDO2, de}}; \\ & V_{\text{Q\_LDO2}} \textcircled{0} I_{\text{Q\_LDO2}} = 500 \text{ mA} \end{split}$	
4.4.101	Undervoltage Reset hysteresis Q_LDO2	$V_{URO\_2,\;hyst}$	15	_	60	mV	$\begin{aligned} & \text{SEL\_LDO2} = \text{GND;} \\ & V_{\text{URO\_2, hyst}} \\ & = V_{\text{URTQ\_LDO2, in}} - V_{\text{URTQ\_LDO2, de}} \end{aligned}$	
4.4.102	Overvoltage Reset threshold on Q_LDO2	$V_{\rm ORT\; Q\_LDO2,}$ in	2.85	-	3.0	V	$\begin{aligned} & SEL\_LDO2 = GND; \\ & V_{Q\_LDO2} & increasing \end{aligned}$	
4.4.103	Overvoltage Reset threshold on Q_LDO2	$V_{\rm ORT\;Q\_LDO2,}$ de	2.73	-	2.95	V	$SEL\_LDO2 = GND;$ $V_{QLDO2}$ decreasing	
4.4.104	Overvoltage Reset hysteresis Q_LDO2	$V_{ m ORO\_2,hyst}$	50	-	120	mV	SEL_LDO2 = GND;	
4.4.105	Undervoltage Reset threshold on FB_EXT	$V_{ m URT\ FB\_EXT,}$ de	1.425	_	1.480	V	TLE7368G, TLE7368E $V_{\rm FB\_EXT}$ decreasing; $V_{\rm FB/L\_IN}$ = 5 V or $V_{\rm Q\_LDO2}$ = 3.3/2.6 V	
4.4.106	Undervoltage Reset headroom on FB_EXT	$V_{\rm FB\_EXT} \text{-} \\ V_{\rm URT  FB\_EXT,} \\ \text{de}$	40	60	_	mV	TLE7368G, TLE7368E $V_{\rm FB/L_IN}$ = 5 V or $V_{\rm Q_LDO2}$ = 3.3/2.6 V; $V_{\rm FB\ EXT}$ @ $I_{\rm FB\ EXT}$ = 1 A	
4.4.107	Undervoltage Reset hysteresis FB_EXT	$V_{URO\_2,\;hyst}$	15	_	45	mV	TLE7368G, TLE7368E	
4.4.108	Overvoltage Reset threshold on FB_EXT	$V_{ m ORT\;FB\_EXT,}$ in	1.65	-	1.72	V	TLE7368G, TLE7368E $V_{\rm FB\ EXT}$ increasing	
4.4.109	Overvoltage Reset threshold on FB_EXT	$V_{ m ORT\;FB\_EXT,}$ de	1.55	-	1.67	V	TLE7368G, TLE7368E $V_{\rm FB\ EXT}$ decreasing	
4.4.110	Overvoltage Reset hysteresis FB_EXT	$V_{\mathrm{ORO}\_2,\;\mathrm{hyst}}$	50	-	120	mV	TLE7368G, TLE7368E	
4.4.111	Undervoltage Reset threshold on FB_EXT	$V_{ m URTFB\_EXT,}$ de	1.08	-	1.15	V	TLE7368-2E $V_{\rm FB\_EXT} \mbox{ decreasing;} \\ V_{\rm FB/L\_IN} = 5 \mbox{ V or } V_{\rm Q\_LDO2} = \\ 3.3/2.6 \mbox{ V;}$	



## Electrical Characteristics (cont'd)

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5 \text{ V}, \ T_{\rm j} = \text{-40 °C to +150 °C}, \\ V_{\rm CCP} &= 9.0 \text{ V}; \text{ SEL\_STBY} = \text{Q\_STBY}; \text{ all voltages with respect to ground}. \end{split}$$

Pos.	Parameter	Symbol	L	imit Val	lues	Unit	Conditions	
			Min.	Тур.	Max.			
4.4.112	Undervoltage Reset headroom on FB_EXT	$V_{\rm FB\_EXT} \text{-} \\ V_{\rm URT  FB\_EXT,} \\ \text{de}$	40	60	-	mV	TLE7368-2E $V_{\rm FB/L\_IN}$ = 5 V or $V_{\rm Q\_LDO2}$ = 3.3/2.6 V;	
4.4.113	Undervoltage Reset hysteresis	$V_{URO\_2,\;hyst}$	15	_	45	mV	TLE7368-2E	
4.4.114	Overvoltage Reset threshold on FB_EXT	$V_{\rm ORT\;FB\_EXT,}$ in	1.30	-	1.39	V	TLE7368-2E $V_{\rm FB\_EXT}$ increasing;	
4.4.115	Overvoltage Reset threshold on FB_EXT	$V_{ m ORT\ FB\_EXT,}$ de	1.23	_	1.38	V	TLE7368-2E $V_{\rm FB\_EXT}$ decreasing;	
4.4.116	Overvoltage Reset hysteresis	$V_{ m ORO\_2,hyst}$	10	-	70	mV	TLE7368-2E	
4.4.117	Undervoltage Reset threshold on FB_EXT	$V_{ m URT\ FB\_EXT,}$ de	1.17	_	1.25	V	TLE7368-3E $V_{\rm FB\_EXT} \mbox{ decreasing;} \\ V_{\rm FB/L\_IN} = 5 \mbox{ V or } V_{\rm Q\_LDO2} = 3.3/2.6 \mbox{ V;}$	
4.4.118	Undervoltage Reset headroom on FB_EXT	$V_{\rm FB\_EXT} - \\ V_{\rm URT\ FB\_EXT,}$ de	40	60	_	mV	TLE7368-3E $V_{\rm FB/L\_IN}$ = 5 V or $V_{\rm Q\_LDO2}$ = 3.3/2.6 V;	
4.4.119	Undervoltage Reset hysteresis	$V_{URO\_2,\;hyst}$	15	-	45	mV	TLE7368-3E	
4.4.120	Overvoltage Reset threshold on FB_EXT	$V_{ m ORT\;FB\_EXT,}$ in	1.35	-	1.43	V	TLE7368-3E $V_{\rm FB\_EXT}$ increasing;	
4.4.121	RO_2, Reset output low voltage	$V_{\mathrm{RO}\_2,\mathrm{low}}$	-	-	0.4	V	$I_{\rm RO\_2}$ = -10 mA; $V_{\rm Q\_LDO2}$ > 2.0 V	
4.4.122	RO_2, Reset output low voltage	$V_{ m RO\_2,\ low}$	-	-	0.25	V	$I_{\text{RO}_2}$ = -500 $\mu$ A; $V_{\text{Q_LDO2}}$ = 1V	
4.4.123	RO_2, Reset output leakage	$I_{ m RO\_2,\ high}$	-1	_	1	μΑ	$V_{\rm RO_2}$ = 5.0 V	
4.4.124	Reset delay time RO_2	t <sub>RD, RO_2</sub>	-	160	_	$T_{ m cycle}$	_	
4.4.125	Undervoltage Reset reaction time	t <sub>UVRR, RO_2</sub>	2	_	10	μs	Voltage step on Q_LDO2 from $V_{\rm Q_LDO2,\;nom}$ to $V_{\rm URT\;Q_LDO2,\;de,\;min}$ - 20 mV	
4.4.126	Undervoltage Reset reaction time	t <sub>UVRR, RO_2</sub>	2	_	10	μs	Voltage step on FB_EXT from $V_{\rm FB\_EXT,  nom}$ to $V_{\rm URT FB\_EXT,  de,  min}$ - 20 mV	
4.4.127	Overvoltage Reset reaction time	t <sub>OVRR, RO_2</sub>	20	-	80	μs	Buck converter operating; Voltage step on Q_LDO2 from $V_{\rm Q_LDO2,\;nom}$ to $V_{\rm ORT\;Q_LDO2,\;in,\;max}$ + 20 mV	



## Electrical Characteristics (cont'd)

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5 \text{ V}, \ T_{\rm j} = -40 \ ^{\circ}\text{C} \ \text{to } +150 \ ^{\circ}\text{C}, \\ V_{\rm CCP} &= 9.0 \ \text{V}; \ \text{SEL\_STBY} = \text{Q\_STBY}; \ \text{all voltages with respect to ground}. \end{split}$$

Pos.	Parameter	Symbol	Limit Values		Values Uni		it Conditions
			Min.	Тур.	Max.		
4.4.128	Overvoltage Reset reaction time	t <sub>OVRR, RO_2</sub>	20	-	80	μs	Buck converter operating; Voltage step on FB_EXT from $V_{\rm FB\_EXT,\ nom}$ to $V_{\rm ORT\ FB\_EXT,\ in,\ max}$ + 20 mV



## Electrical Characteristics (cont'd)

$$\begin{split} V_{\rm IN} &= V_{\rm IN\_STBY} = 13.5 \text{ V}, \ T_{\rm j} = -40 \ ^{\circ}\text{C} \text{ to } +150 \ ^{\circ}\text{C}, \\ V_{\rm CCP} &= 9.0 \text{ V}; \text{ SEL\_STBY} = \text{Q\_STBY}; \text{ all voltages with respect to ground}. \end{split}$$

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Monitorii	ng Block		1		•		
4.4.129	MON_STBY, Threshold on Q_STBY	$V_{\mathrm{MON,Q\_STBY,}}$ de	0.90	-	-		$V_{\text{IN\_STBY}}$ = 3.0 V; SEL_STBY = Q_STBY; $V_{\text{Q\_STBY}}$ decreasing;
4.4.129a	MON_STBY headroom	$V_{\mathrm{MON,Q\_STBY,}}$ head	10	-	-	mV	$V_{\text{IN\_STBY}}$ = 3.0 V; SEL_STBY = Q_STBY; $V_{\text{Q\_STBY}}$ decreasing;
4.4.130	MON_STBY hysteresis	$V_{ m MON\_STBY,}$ hyst	10	-	30	mV	SEL_STBY = Q_STBY
4.4.131	MON_STBY, Threshold on Q_STBY	$V_{\mathrm{MON,Q\_STBY,}}$ de	2.36	_	2.50	V	$V_{\text{IN\_STBY}}$ = 3.0 V; SEL_STBY = GND; $V_{\text{Q\_STBY}}$ decreasing;
4.4.132	MON_STBY hysteresis	$V_{ m MON\_STBY,}$	20	-	50	mV	SEL_STBY = GND
4.4.133	MON_STBY, Monitoring output low voltage	V <sub>MON_STBY</sub> , low	_	-	0.4	V	$I_{\text{MON\_STBY1}}$ < 10 mA; $V_{\text{IN\_STBY}}$ > 3.0 V
4.4.134	MON_STBY time delay	t <sub>MON_STBY</sub>	_	8	-	t <sub>RD,</sub>	see diagram in section "Monitoring Circuit" on Page 31
4.4.135	Monitor reaction time	t <sub>RR, MON_STBY</sub>	3	-	6	μs	_



#### Electrical Characteristics (cont'd)

 $V_{\rm IN}$  =  $V_{\rm IN~STBY}$  = 13.5 V,  $T_{\rm i}$  = -40 °C to +150 °C,

 $V_{\rm CCP}$  = 9.0 V; SEL\_STBY = Q\_STBY; all voltages with respect to ground.

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
Window	Watchdog						1	
4.4.136	H-input voltage threshold	$V_{ m WDI,\ high}$	_	-	2.0	V	_	
4.4.137	L-input voltage threshold	$V_{\mathrm{WDI,low}}$	0.8	-	_	V	-	
4.4.138	WDI pull-up resistor	$R_{WDI}$	60	100	140	kΩ	connected to Q_LDO2	
4.4.139	Watchdog cycle time	$T_{WD}$	_	2	_	T <sub>cycle</sub>	_	
4.4.140	Window duration (OW, CW, FW)	t <sub>WD, W</sub>	_	512	-	T <sub>WD</sub>	-	
4.4.141	Window duration (IW)	$t_{\mathrm{WD,\ IW}}$	_	32	_	$T_{WD}$	_	
4.4.142	Window watchdog initialization time	$t_{ m WD,  start}$	_	32	-	T <sub>WD</sub>	Watchdog will start/initialized if WDI is kept low for this period and RO_2 is released	
4.4.143	Watchdog output low voltage	$V_{\mathrm{WDO,low}}$	-	_	0.4	V	$I_{\rm WDO}$ = 2 mA	
4.4.144	Watchdog output leakage current	$I_{\mathrm{WDO,leak}}$	-	-	1	μΑ	WDO state = High	
Thermal	Shutdown			-		1		
4.4.145	Overtemperature shutdown	$T_{ m j,\;shtdwn}$	160	175	190	°C	1) 8)	
4.4.146	Overtemperature shutdown hysteresis	$\Delta T$	15	-	30	K	1)	

- 1) Specified by design, not subject to production test.
- 2) Tested according to measurement circuit 1.
- 3)  $V_{\rm CCP}$  supplied externally with a voltage according to the actual value of  $V_{\rm CCP}$  measurement.
- 4)  $V_{\rm dr,\,Q\_LDO1} = V_{\rm FB/L\_IN} V_{\rm Q\_LDO1}; \ V_{\rm dr,\,Q\_LDO2} = V_{\rm IN\_LDO2} V_{\rm Q\_LDO2}; \ V_{\rm dr,\,T<1,\,2>} = V_{\rm FB/L\_IN} V_{\rm Q\_T<1,\,2>}$
- 5) Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum.
- 6) Measured when  $V_{\rm Q\_LDO2}$  has dropped 100 mV from its nominal value obtained at  $V_{\rm IN\_LDO2}$  = 5.4 V.
- 7) External power transistor type: Fairchild KSH200.
- 8) Permanent operation of the device above 150 °C degrades lifetime; please refer to quality information.



## 5 Detailed Internal Circuits Description

In the following the main circuit blocks of the TLE7368, namely the Buck converter, the linear regulators, the trackers, the charge pump, the enable and reset circuits and the watchdog are described in more detail.

#### 5.1 Buck Regulator

The TLE7368's DC to DC converter features all the functions necessary to implement a high efficient, low emission Buck regulator with minimum external components. The step down regulator in the TLE7368 follows a concept similar to the one of its predecessor, TLE6368, which allows operation over a battery voltage range from as low as 4.5 V up to a maximum of 45 V at peak currents of 2.5 A at minimum. Figure 3 shows the block diagram of the converter with its major components, i.e. the internal DMOS power stages, the high side driver including its supply scheme, the power stage slope control circuit for reduced EME, the current mode control scheme and various protection circuits for safe converter operation.

### 5.1.1 Buck Regulator Control Scheme

The step down converter's control method is based upon the current mode control scheme. Current mode control provides an inherent line feed forward, cycle by cycle current limiting and ease of loop compensation. No external compensation components are needed to stabilize the loop, i.e. the operation of the Buck converter. The slope compensation circuit in addition to the current sense amplifier and the error amplifier prevents instabilities/sub harmonic oscillations at duty cycles higher than 0.5. The cycle by cycle current limiting feature supports also a soft start feature during power up. Additional implemented current blanking prevents faulty DMOS turn off signals during switching operation.

## 5.1.2 High Side Driver Supply and 100% Duty Cycle Operation

The supply concept of the Buck converter's power stage driver follows the Bootstrapping principle. A small external capacitor, placed between pins SW and BST, is used to provide the necessary charge at the gate of the power stage. The capacitor is refreshed at each switching cycle while the power stage is turned off resulting in the ability to power the gate at the next turn on of the power stage.

In cases where the input/battery voltage approaches the nominal Buck converter output voltage, the duty cycle of the converter increases. At the point where the power stage is statically turned on (100% duty cycle) a refresh of the Bootstrap capacitor as described above is not possible. In this case the charge pump helps to accomplish the gate over drive in order to keep the power stage turned on with low  $R_{\rm dson}$ . With decreasing input voltage, shortly before switching to 100% duty cycle, the device operates in pulse skipping mode. In this mode the device appears to be operating at much lower frequencies with very small duty cycles. In real, the device is doing a few 100% duty cycle periods followed by a period with a duty cycle smaller than 1.




Figure 3 Buck Converter Block Diagram

## 5.1.3 Electromagnetic Emission Reduction

The Buck DMOS power stage is implemented as multiple cells. This allows to control the slope of the power stage's current at turn on/off by sequentially turning on/off the cells, achieving a smooth turn on/off and therefore avoiding high frequency components in the electromagnetic emissions to the battery line. The current slope control is adjusted internally, the typical current slew rate is 50 ns/A.



#### 5.1.4 Charge Pump

The charge pump serves as support circuit for the Buck converter's high side driver supply, the linear regulators drive circuits for low drop operation and the internal device biasing blocks. In order to guarantee full device operation at battery voltages as allow as even 4.5 V, the concept of a voltage tripler is chosen for the charge pump. It operates at a switching frequency of typical 2 MHz utilizing three small external capacitors, two pumping caps and one storage capacitor. The CCP circuit is equipped with a current limit function which avoids destruction in case of a short of one of the external CCP capacitors. The charge pump's output, CCP, is designed to supply the circuitry described above, it should not be used as e.g. driver rail for external on board/PCB circuits.

#### 5.1.5 Buck Converter Protection Circuits

Besides the circuits mandatory for the Buck converter operation additional protection circuits are foreseen which help preventing false operation of the device. Undervoltage lockouts are foreseen at the battery input line<sup>1)</sup> and the high side driver supply rail to ensure the device operates only with proper voltages present. The overvoltage shutdown at the Buck converter output provides a safe high side shutdown for the case where the Buck control loop becomes messed up due to non predictable circumstances. At overtemperatures the thermal shutdown circuit disables the Buck converter until the device cools down to be enabled again.

#### 5.2 Linear Regulators

The TLE7368 features three linear voltage regulator circuits, two fully integrated DMOS low drop voltage regulators and one integrated linear control circuit to operate with an external NPN power stage.

Integrated linear regulator one (LDO1) offers a 5 V output and the second integrated linear regulator (LDO2) can be configured with pin SEL\_LDO2 either for 2.6 V or for 3.3 V. With SEL\_LDO2 tied to GND 2.6 V will adjust at the output of LDO2, SEL\_LDO2 being connected to Q\_LDO2 gives the 3.3 V option. The external regulator will adjust its output to 1.5 V or 1.2 V or 1.3 V (depending on variant of TLE7368) with the emitter of the NPN power stage directly connected to pin FB\_EXT, by using a voltage divider, higher output voltages can be achieved.

The regulators are designed for low drop operation and offer high output voltage accuracies to meet the needs of current and next generation 32-bit microcontroller families. Additionally all regulators feature a short circuit protection, i.e. the integrated regulators contain a output current limit function whereas the control circuit for the external NPN power stage limits the maximum base current.

For low on chip power dissipation the input of LDO1 is internally directly connected to the Buck converter output (FB/L\_IN). LDO2's input is on purpose externally accessible at IN\_LDO2. This allows the insertion of a drop element between the Buck converter output and IN\_LDO2 to split the power dissipation and avoid high losses on the TLE7368. Similar for the external NPN power stage regulator, the collector of the NPN can be either connected directly to the Buck converter output or a drop element can be inserted in between to split power dissipation.

#### 5.3 Voltage Tracking Regulators

For off board/off PCB supplies, i.e. sensors, two voltage tracking regulators are incorporated in the TLE7368. Their outputs follow the output of the main 5 V regulator, Q\_LDO1, within a tight tolerance of  $\pm 10$  mV. The tracking regulators are implemented with bipolar PNP power stages for improved ripple rejection to reduce emission when lead off board. Both tracker outputs can withstand short circuits to GND and battery in a range of -5 V to +40 V. When shorted to lower levels than the nominal output voltage level the current limit function prevents excessive current draw.

<sup>1)</sup> Not shown in the schematic, Figure 3.



#### 5.4 Power Up and Power Down Sequencing

In a supply system with multiple outputs the sequence of enabling the individual regulators is important. Especially 32-bit microcontrollers require a defined power up and power down sequencing. **Figure 4** shows the details for the power up and power down sequence of the TLE7368.

At power up, the first circuit block to be enabled is the charge pump as it is mandatory for the other circuits to operate. With the charge pump reaching its nominal value, the Buck converter starts to power up its output. Also the output voltage the linear regulators are enabled. The three linear regulators power up simultaneously. The 5 V regulator acts as the master, the 3.3 V/2.6 V regulator and the 1.5 V regulator follow. As the 5 V regulator powers up also the tracking regulators follow. The ramp if the increasing output voltage of each line is determined by the connected output capacitance, the load current and the current limit of the regulator under consideration. In addition an integrated supervision circuit ensures the following two conditions during power-up:

$$-0.3 \text{ V} < (V_{\text{Q LDO1}} - V_{\text{Q LDO2}}) < 3.1 \text{ V}$$
 and (1)

$$-0.3 \text{ V} < (V_{\text{Q LDO2}} - V_{\text{FB EXT}})$$
 (2)

The power down sequence is practically vice versa to the start up procedure. With the battery decreasing to zero the charge pump and Buck regulator will stop to operate at the minimum battery threshold, the Buck output voltage will fall down and so will the outputs of the linear regulators.

In the event where the device is disabled, EN\_IGN = low and EN\_uC = low, the charge pump, the Buck converter and the linear regulators are disabled immediately.

The linear regulators' outputs are not discharged actively in any case of power down. Diode circuitry (i.e. Schottky diodes) might be necessary to avoid violation of certain microcontrollers' sequencing requirements.






Figure 4 Power Sequencing of the TLE7368



## 5.5 Stand-by Regulator

The intention of the stand-by or keep alive regulator is to supply e.g. external memory even with the main microcontroller supply being disabled. Therefore the state of the stand-by regulator is not controlled by the enable block, but it is active all the time. The stand-by regulator starts to operate as soon as the battery voltage increases above its operating threshold. The current consumption during single operation of the stand-by regulator is reduced to a minimum. It can be configured for output voltages as either 1.0 V or 2.6 V through the SEL\_STBY pin.

#### 5.6 Overtemperature Protection

At junction temperatures between 160 °C and 190 °C, which can be caused by e.g. excessive power dissipation or increased ambient temperatures, the overtemperature protection kicks in and disables the Buck converter. With the Buck converter disabled the linear regulators will most likely not be able to keep up their output voltage and a system reset can be expected. Due to the drop in power dissipation the junction temperature will decrease. The built in hysteresis circuit ensures that the junction temperature cools down by a certain temperature delta before the Buck converter is enabled again.

#### 5.7 Device Enable Function

The device enable block controls the operation of the Buck converter as well as of the linear regulators and tracker blocks. Two external signal inputs determine the state of those blocks, a high voltage input EN\_IGN and a low voltage input EN\_uC. Internally the two signals are logic OR-ed which means that with either signal the Buck and linear regulators can be turned on or held active, provided that the battery voltage is above its minimum operating range. In order to turn off the regulator blocks, the signals on both inputs, EN\_IGN and EN\_uC must be lower than their deactivating threshold. The stand-by regulator's operation is not affected by the device enable block.

#### 5.8 Reset Function

The Reset concept of the TLE7368 is chosen to support multiple microcontroller platforms. Two open drain outputs, i.e. the Reset outputs, RO\_1 and RO\_2, indicate the states of the different regulators. **Figure 5** gives the details on the Reset timing. RO\_1 is tied to LDO1 and will indicate whenever its output, Q\_LDO1, is crossing the under- or overvoltage threshold. The second Reset output, RO\_2, turns low whenever one of the two outputs, Q\_LDO2 or FB\_EXT, are crossing their under- and overvoltage thresholds. At power up in order to avoid a faulty microcontroller start, a so called Reset delay function, i.e. the Reset release delay, is implemented. This delay until the reset is released, counted from the time where the regulator outputs cross the threshold, is determined by a small external delay capacitor at pin RT.

The power up reset delay time  $t_{\rm RD}$  is directly proportional to the capacitance  $C_{\rm RT}$  within the capacitance range of 0.33 nF ... 4.7 nF:

$$t_{\rm RD} = 160 \times 50 \,\mu\text{s} \times C_{\rm RT}/\text{nF}$$
 (3)

For the tolerance calculation please refer to the parameters **4.4.81**, **4.4.82** and **4.4.83**. In order to find the worst case limits of  $t_{RD}$  the capacitance tolerance should be taken into account.

The Reset generators within the TLE7368 are supplied from multiple sources, VIN\_STBY, VCCP, VFB\_L/IN, VQ\_LDO1 and VQ\_LDO2, to fulfill next generation microcontroller requirements during power up and power down.






Figure 5 Reset Timing TLE7368



## 5.9 Monitoring Circuit

The monitoring block within the TLE7368 detects an undervoltage at the stand-by regulator output and is able to distinguish between two different undervoltage situations. When the stand-by output gets back into regulation after an undervoltage event, the timing on the MON\_STBY output signal indicates the kind of undervoltage scenario which has happened before. The behavior of the monitoring block is also described in **Figure 6** and **Figure 7** below.

In case of an undervoltage at the stand-by regulator with the 5 V regulator LDO1 in regulation (which means that RO\_1 = HIGH) the monitoring circuit has basically a power fail functionality which means that the MON\_STBY output will be LOW just as long as the undervoltage at the stand-by output occurs. As soon as Q\_STBY is coming back into regulation MON\_STBY turns high again.

When the 5 V regulator is out of regulation (RO\_1 = LOW), e.g. in case of EN\_uC = EN\_IGN = LOW, the MON\_STBY will turn LOW again if an undervoltage event happens at Q\_STBY. The difference to the scenario described above is now that when Q\_STBY gets back into regulation the toggling of the MON\_STBY output to HIGH is coupled with the 5 V Reset line, RO\_1, turning HIGH. In detail, the MON\_STBY line turns high delayed by  $t_{\text{MON}\_STBY}$  after the Reset line RO\_1 had gone high.




Figure 6 Stand by Monitor State Diagram






Figure 7 Stand by Monitor Timing Diagram



#### 5.10 Watchdog Circuit




Figure 8 Window Watchdog State Diagram

#### **Principle of Operation:**

A Window Watchdog is integrated in the TLE7368 to monitor a microcontroller. The Window Watchdog duty cycle consists of an "Open window" and a "Closed window". The microcontroller that is being monitored has to send a periodic falling edge trigger signal to the watchdog input pin WDI within the "Open Window". If a trigger signal is not sent or if it is sent during the "Closed Window", then Watchdog Output (WDO) switches from high to low signaling a potential microcontroller fault has occurred. The watchdog cycle time  $T_{\rm WD}$  is derived from the time base  $T_{\rm Cycle}$ . An external capacitor connected between pins RT and GND determines  $T_{\rm Cycle}$ .

#### Initialization:

The Watchdog is switched off per default and activated by pulling WDI to low at least for the time  $t_{\rm WD,start}$  after RO\_2 has turned to high. Watchdog input pin WDI has an integrated pull-up resistor  $R_{\rm WDI}$  connected to Q\_LDO2. If WDI transitions to high before  $t_{\rm WD,start}$  has elapsed, then the watchdog will not start operation. To initialize the Watchdog the watchdog input WDI should transition to high within the "Ignore Window". The WDI signal may also transition to high during the following "Open Window", but sufficient time must be left for a falling edge transition before the end of the "Open Window". The watchdog function is turned off following a RO\_2 reset, and must be reinitialized to be turned back on.

#### **Normal Operation:**

Please refer to Figure 8.

The Watchdog starts operating in the "Ignore Window" state for a duration of  $t_{\rm WD,IW}$ . Within the "Ignore Window" the microcontroller is given time to initialize. Any signal to watchdog input WDI within the "Ignore Window" is ignored. After time  $t_{\rm WD,IW}$ , the watchdog transitions from the "Ignore Window" state to the "Open Window" state for a maximum duration of  $t_{\rm WD,W}$ . Within the "Open Window" a valid trigger signal must be applied to the watchdog



input WDI. A valid trigger signal is a falling edge from  $V_{\rm WDI,high}$  to  $V_{\rm WDI,low}$ . After receiving a valid trigger signal within the "Open Window" the watchdog immediately terminates the "Open Window" and enters the "Closed Window" state. The "Closed Window" has a fixed duration  $t_{\rm WD,W}$ . During normal operation a trigger signal should not be applied during the "Closed Window. After the "Closed Window" time  $t_{\rm WD,W}$  an the watchdog returns back to the "Open Window" state. Within the "Open Window", a valid trigger signal must be applied to the watchdog input WDI. In normal operation, the watchdog continues to cycle between the "Open Window" and "Closed Window" state. If reset signal RO\_2 is asserted and transitions to a low state, then the watchdog needs to be reinitialized as described in the Initialization section. The watchdog output WDO stays high as long as the watchdog input WDI is triggered correctly.

#### Valid Trigger Signal:

Please refer to Figure 9.

Watchdog input WDI is periodically sampled with a period of  $T_{\rm WD}$ . A valid trigger signal is a falling edge from  $V_{\rm WDI,high}$  to  $V_{\rm WDI,low}$ . To improve immunity against noise or glitches on the WDI input, at least two high samples followed two low samples are required for a valid trigger signal. For example, if the first three samples (two HGH one LOW) of the trigger pulse at pin WDI are inside the closed window and only the fourth sample (the second LOW sample) is taken in the open window then the watchdog output WDO will remain High.

#### **Invalid Triggering:**

Please refer to Figure 8 and Figure 9.

No trigger signal detected during the "Open Window" or a trigger signal detected during the "Closed Window", is considered invalid triggering. Watchdog output WDO switches to low for a duration of  $t_{\rm WD,W}$  immediately after no valid trigger during the "Open Window" or immediately if a trigger signal is detected during the "Closed Window".

#### **Fault Operation:**

If a capacitor failure on the watchdog timing pin RT causes a short circuit to GND, then the internal oscillator stops operating. Without oscillator operation there is no time reference for the watchdog so it does not know when the "Closed Window" period has ended. Thus, every second trigger signal on watchdog input WDI generates a watchdog failure causing WDO to switch from high to low. An open circuit at pin RT also causes WDO to switch from high to low.




Figure 9 Window Watchdog Input Signal Validation



**Application Information** 

# **6** Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 10 Application Diagram, Example

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.



#### **Application Information**

This section intends to give hints for correct set up of the IC, i.e. to avoid misbehavior caused by the influence of other PCB board circuits and shows also how to calculate external components, power loss, etc.

#### 6.1 Choosing Components for the Buck Regulator

Stable operation of the Buck converter is ensured when choosing the external passive components according to the characteristics given below:

- Buck inductance: 18  $\mu$ H <  $L_{\rm Buck}$  < 220  $\mu$ H • Buck output capacitor:  $C_{\rm Buck}$  > 20  $\mu$ F
- ESR of Buck output capacitor: ESR $_{C_{Buck}}$  < 150 m $\Omega$

## 6.2 Setting up LDO1, LDO2

The linear regulators LDO1 and LDO2 need to be connected to appropriate output capacitors in order to keep the regulation loop stable and avoid oscillations. The essential parameters of the output capacitor are the minimum capacitance and the equivalent series resistance (ESR). The required ranges for each output are specified in Chapter 4.4 (Electrical Characteristics). Tantalum capacitors as well as multi layer ceramic capacitors are suitable for LDO1 and LDO2.

Table 1 LDO2 Output Voltage Configuration

No.	SEL_LDO2	Q_LDO2
1	GND	2.6 V
2	Q_LDO2	3.3 V

#### 6.3 Setting up of LDO3

LDO3 consists of an integrated regulator which needs to be equipped with an external power transistor (NPN-Type). Suitable NPN power transistors types are e.g. KSH 200 from Fairchild semiconductor or NJD 2873T4 from ON semiconductor. The most important parameters to be checked when choosing the external transistor are the 'current gain bandwidth product' ( $f_T$ ), the 'DC current gain' ( $h_{FE}$ ) and the thermal resistance of the package. Darlington type transistors should not be used. For stability of the regulation loop a multi layer ceramic capacitor of min. 4.7  $\mu$ F must be connected to the LDO3 output voltage (Emitter of the external power transistor). In order to improve suppression load current steps an additional capacitor of tantalum type can be connected in parallel.

In case LDO3 voltage is not needed the external NPN transistor can be spared. For this configuration the pins 'DRV\_EXT' and 'FB\_EXT' should be directly connected to each other in order to ensure correct operation of Reset 2. Also in this case a small ceramic capacitor of 220 nF connected from pin 'FB\_EXT' to GND is recommended in order to avoid oscillations of the regulation loop LDO3.



**Application Information** 

## 6.4 Setting up the Stand-by Regulator

The stand by regulator provides an output current up to 30 mA sourced via linear regulation directly from Battery even when the main regulator is disabled. This low quiescent current regulator is commonly used as supply for stand by memory. The output voltage can be selected as 1.0 V or 2.6 V. For stability of the regulation loop the output Q STBY should be connected via a ceramic capacitor (470 nF to  $2 \mu F$ ) to GND.

#### 6.4.1 Stand-by Regulator's Output Voltage Configuration

The stand by regulator provides an output voltage of nominal 1.0 V or 2.6 V which is associated with an appropriate stand-by monitoring threshold. The output voltage level is selected by the SEL\_STBY configuration. Connecting SEL\_STBY to GND results in a voltage level of 2.6 V at Q\_STBY, while connecting SEL\_STBY with Q\_STBY leads to 1.0 V configuration. An integrated pull-up current ensures that the system will turn in the lower stand-by voltage mode in case of open mode at the SEL\_STBY pin. However the SEL\_STBY pin should be connected either to Q\_STBY or to GND in order to select the appropriate Q\_STBY voltage level. Intermediate voltage levels at SEL\_STBY should be avoided.

Table 2 Stand-by Regulator's Output Voltage Configuration

No.	SEL_STBY	Q_STBY
1	GND	2.6 V
2	Q_STBY	1.0 V

**Package Outlines** 

# 7 Package Outlines




Figure 11 Power-P-DSO-36 (Plastic - Dual Small Outline Package)



#### **Package Outlines**




Figure 12 PG-DSO-36 (Plastic Green - Dual Small Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For additional package information, please go to the Infineon Internet Page "Products": http://www.infineon.com/products.

Dimensions in mm



**Revision History** 

# 8 Revision History

Rev	Date	Changes
2.1	2010-11-22	Final datasheet for TLE7368G, TLE368E, TLE7368-2E and TLE7368-3E
		No modification of component or change of electrical parameters
2.0	2009-12-16	Final datasheet for TLE7368G and TLE7368E
		Target Datasheet for TLE7368-2E and TLE7368-3E
		Overview updated
		Figure 1 and Figure 10 updated
		Electrical characteristics: LDO_3 for variants TLE7368-2E and TLE7368-3E included
1.2	2009-04-27	page 1 updated coverpage
		page 37: updated package outline PG-DSO-36-24
1.1	2007-11-08	Final datasheet for both versions, TLE7368G and TLE7368E.
		Page 3, Overview: Updated package pictures.
		Page 3, Overview: Updated table: Status Final/Target removed.
		Page 12, Thermal resistance table: Inserted values for version TLE7368E.
		Page 12, Thermal resistance table: Updated values for version TLE7368G.
		• 4.4.72/4.4.73: Condition described more precise: Inserted "MON_STBY = H".
		Figure 9: Modified graph for better description of the window watchdog function.
		Chapter 5.10 Watchdog: Revised phrasing for better understanding
1.0	2007-08-13	Final Datasheet Version TLE7368G; Target Datasheet Version TLE7368E
0.61	2006-12-18	Target Datasheet

Edition 2010-11-22

Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.