

March 2001

FQNL2N50B

500V N-Channel MOSFET

General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

Features

- 0.35A, 500V, $R_{DS(on)}$ = 5.3 Ω @V_{GS} = 10 V Low gate charge (typical 6.0 nC)
- Low Crss (typical 4.0 pF)
- Fast switching
- · Improved dv/dt capability





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQNL2N50B	Units
V _{DSS}	Drain-Source Voltage		500	V
I _D	Drain Current - Continuous (T _C = 25°C	;)	0.35	Α
	- Continuous (T _C = 100°C)		0.22	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	1.4	Α
V_{GSS}	Gate-Source Voltage		± 30	V
I _{AR}	Avalanche Current	(Note 1)	0.35	А
E _{AR}	Repetitive Avalanche Energy	(Note 1)	0.15	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 2)	4.5	V/ns
P _D	Power Dissipation (T _C = 25°C)		1.5	W
	- Derate above 25°C		0.012	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes,		300	°C
'L	1/8" from case for 5 seconds		300	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		83	°C/W

©2001 Fairchild Semiconductor Corporation

	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$				V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.48		V/°C
I _{DSS}	7 0 1 1/1 5 1 0 1	V _{DS} = 500 V, V _{GS} = 0 V			1	μА
Zero Gate Voltage Drain Current	V _{DS} = 400 V, T _C = 125°C			10	μΑ	
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	racteristics					
V _{GS(th)}			2.3	3.0	3.7	V
- GS(III)	$V_{DS} = V_{GS}, V_{DS} = 250 \text{ mA}$		3.6	4.3	5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 0.175 A		4.2	5.3	Ω
g _{FS}	Forward Transconductance	$V_{DS} = 50 \text{ V}, I_{D} = 0.175 \text{ A}$ (Note 3)		0.72		S
C _{iss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		180 30 4	230 40 6	pF pF
C _{rss}	Reverse Transfer Capacitance			4	6	рF
Switchi	ng Characteristics					
t 1/2	Lurn-(In Delay Lime			6	20	ne
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 250 \text{ V}, I_D = 2.1 \text{ A},$		6 25	20	ns
t _r	Turn-On Rise Time	$V_{DD} = 250 \text{ V}, I_D = 2.1 \text{ A},$ $R_G = 25 \Omega$		25	60	ns
t _r	Turn-On Rise Time Turn-Off Delay Time			25 10	60 30	ns ns
t _r t _{d(off)} t _f	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$R_G = 25 \Omega$ (Note 3, 4)		25 10 20	60 30 50	ns ns ns
t _r t _{d(off)} t _f Q _g	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$R_{G} = 25 \ \Omega$ (Note 3, 4) $V_{DS} = 400 \ V, \ I_{D} = 2.1 \ A,$		25 10 20 6.0	60 30	ns ns ns nC
t_r $t_{d(off)}$ t_f Q_g Q_{gs}	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$R_G = 25 \Omega$ (Note 3, 4)		25 10 20	60 30 50 8.0	ns ns ns
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_{G} = 25 \ \Omega$ (Note 3, 4) $V_{DS} = 400 \ V, \ I_{D} = 2.1 \ A, \ V_{GS} = 10 \ V$ (Note 3, 4)	 	25 10 20 6.0 1.3	60 30 50 8.0	ns ns ns nC
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \\ \textbf{Drain-S} \end{array}$	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_G = 25~\Omega \label{eq:RG}$ (Note 3, 4) $V_{DS} = 400~V, I_D = 2.1~A, \label{eq:VGS}$ (Note 3, 4) $V_{GS} = 10~V \label{eq:VGS}$ (Note 3, 4)		25 10 20 6.0 1.3 3.0	60 30 50 8.0 	ns ns ns nC nC
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \\ \hline \textbf{Drain-S} \\ I_S \\ \end{array}$	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25 \ \Omega$ (Note 3, 4) $V_{DS} = 400 \ V, I_D = 2.1 \ A,$ $V_{GS} = 10 \ V$ (Note 3, 4) $N_{CS} = 10 \ V$ (Note 3, 4) $N_{CS} = 10 \ V$		25 10 20 6.0 1.3 3.0	60 30 50 8.0 	ns ns ns nC nC
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \\ \textbf{Drain-S} \\ I_S \\ I_{SM} \end{array}$	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics au Maximum Continuous Drain-Source Diode F	$R_G = 25 \ \Omega$ $V_{DS} = 400 \ V, I_D = 2.1 \ A,$ $V_{GS} = 10 \ V$ $(Note 3, 4)$ $Note 3, 4)$		25 10 20 6.0 1.3 3.0	60 30 50 8.0 	ns ns ns nc nC nC A
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \\ \textbf{Drain-S} \end{array}$	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25 \ \Omega$ (Note 3, 4) $V_{DS} = 400 \ V, I_D = 2.1 \ A,$ $V_{GS} = 10 \ V$ (Note 3, 4) $N_{CS} = 10 \ V$ (Note 3, 4) $N_{CS} = 10 \ V$		25 10 20 6.0 1.3 3.0	60 30 50 8.0 	ns ns nc nC nC

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. $I_{SD} \le 2.1A$, $di/dt \le 200A/\mu s$, $V_{DD} \le BV_{DSS}$, Starting $T_{J} = 25^{\circ}C$ 3. Pulse Test : Pulse width $\le 300\mu s$, Duty cycle $\le 2\%$ 4. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation Rev. A, March 2001



Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


©2001 Fairchild Semiconductor Corporation Rev. A, March 2001

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms






Peak Diode Recovery dv/dt Test Circuit & Waveforms







V_{DS}
(DUT)


Body Diode Recovery dv/dt

V_{SD}

Body Diode

Forward Voltage Drop

©2001 Fairchild Semiconductor Corporation



©2001 Fairchild Semiconductor Corporation

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	OPTOPLANAR™	SuperSOT™-3
Bottomless™	FASTr™	PACMAN™	SuperSOT™-6
CoolFET™	FRFET™	POP™	SuperSOT™-8
CROSSVOLT™	GlobalOptoisolator™	PowerTrench [®]	SyncFET™
DenseTrench™	GTO™	QFET™	TinyLogic™
DOME™	HiSeC™	QS™	UHC™
EcoSPARK™	ISOPLANAR™	QT Optoelectronics™	UltraFET [®]
E ² CMOS™	LittleFET™	Quiet Series™	VCX™
EnSigna™	MicroFET™	SLIENT SWITCHER®	
FACT™	MICROWIRE™	SMART START™	
FACT Quiet Series™	OPTOLOGIC™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2001 Fairchild Semiconductor Corporation Rev. H2