

July 2011

FDMS8622

N-Channel Power Trench[®] MOSFET 100 V, 16.5 A, 56 m Ω

Features

- Max $r_{DS(on)} = 56 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 4.8 \text{ A}$
- Max $r_{DS(on)}$ = 88 m Ω at V_{GS} = 6 V, I_D = 3.9 A
- High performance trench technology for extremely low r_{DS(on)}
- High power and current handling capability in a widely used surface mount package
- 100% UIL Tested
- Termination is Lead-free and RoHS Compliant


General Description


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench® process that has been optimized for $r_{DS(on)}$, switching performance and ruggedness.

Applications

- POE Protection Switch
- DC-DC Switch







Power 56

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter	Parameter			
V_{DS}	Drain to Source Voltage			100	V
V_{GS}	Gate to Source Voltage			±20	V
	Drain Current -Continuous (Package limited)	T _C = 25 °C		16.5	
	-Continuous (Silicon limited) T _C = 25 °C			17	
ID	-Continuous	T _A = 25 °C	(Note 1a)	4.8	_ A
	-Pulsed			30	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	12	mJ
Ъ	Power Dissipation	T _C = 25 °C		31	W
P_{D}	Power Dissipation	T _A = 25 °C	(Note 1a)	2.5	VV
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Note 1)	4	°C/W
$R_{\theta,JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	50	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS8622	FDMS8622	Power56	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		69		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	3	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient I_D = 250 μ A, referenced to 25 °C			-8		mV/°C
		$V_{GS} = 10 \text{ V}, I_D = 4.8 \text{ A}$		45	56	
r _{DS(on)}	r _{DS(on)} Static Drain to Source On Resistance	$V_{GS} = 6 \text{ V}, I_D = 3.9 \text{ A}$		62	88	mΩ
, ,		$V_{GS} = 10 \text{ V}, I_D = 4.8 \text{ A}, T_J = 125 \text{ °C}$		78	97	
9 _{FS}	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_{D} = 4.8 \text{ A}$		9		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 50.V.V 0.V	301	400	pF
Coss	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1 \text{ MHz}$	70	95	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1 1/11/12	3.6	5	pF
R_g	Gate Resistance		1.0		Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time			5.7	11	ns
t _r	Rise Time	$V_{DD} = 50 \text{ V}, I_{D} = 4.8 \text{ A},$		1.7	10	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		10.2	18	ns
t _f	Fall Time			2.1	10	ns
$Q_{g(TOT)}$	Total Gate Charge	V _{GS} = 0 V to 10 V		5	7	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to 5 V}$ $V_{DD} = 50$ $I_{D} = 4.8$	0 V,	2.8	4	nC
Q_{gs}	Total Gate Charge	I _D = 4.8	^	1.4	2.8	nC
Q_{gd}	Gate to Drain "Miller" Charge			1.3	2.6	nC

Drain-Source Diode Characteristics

V _{SD} Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 4.8 \text{ A}$ (Note 2)		0.8	1.3	\/	
V _{SD}	SD Source to Drain Diode Forward voltage	$V_{GS} = 0 \text{ V}, I_S = 1.9 \text{ A}$ (Note 2)		0.8	1.2	v
t _{rr}	Reverse Recovery Time	-I _F = 4.8 A, di/dt = 100 A/μs		38	60	ns
Q _{rr}	Reverse Recovery Charge			30	48	nC

Notes: 1. $R_{\theta,JR}$ is determined with the device mounted on a 1in^2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.



a) 50 °C/W when mounted on a 1 in² pad of 2 oz copper



b) 125 °C/W when mounted on a minimum pad of 2 oz copper.

^{2.} Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3. Starting $T_J = 25$ °C; N-ch: L = 0.1 mH, $I_{AS} = 16$ A, $V_{DD} = 90$ V, $V_{GS} = 10$ V.

Typical Characteristics T_J = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Ambient Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

Dimensional Outline and Pad Layout A 5.00 -1.27 В 8 0.77 4.52 PKG Q 6.00 6.61 PIN #1 IDENT MAY_ APPEAR AS 1.27 TOP VIEW OPTIONAL 0.61 1.27 SEE DETAIL A LAND PATTERN RECOMMENDATION SIDE VIEW OPTIONAL DRAFT ANGLE MAY APPEAR 5.00 ON FOUR SIDES 3.81 OF THE PACKAGE 1.27 0.46 0.36 (8X) (0.39)⊕ 0.10M C A B 6.15 5.75 4.01±0.30 CHAMFER CORNER AS PIN #1 IDENT MÄY APPEAR AS OPTIONAL OPTIONAL TIE BARS MAY 6 5 APPEAR ON THESE AREAS (MAX. _ 3.86 _ 3.61 TIE BAR PROTRUSION: 0.15mm) BOTTOM VIEW NOTES: UNLESS OTHERWISE SPECIFIED PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA, DATED OCTOBER 2002. ALL DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. DRAWING FILE NAME: POFNOBAREV4 // 0.10 C △ 0.08 C Ċ 0.05 1.10 SEATING PLANE DETAIL A SCALE: 2:1





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ Auto-SPM™ AX-CAP™* BitSiC® Build it Now™ CorePLUS™ CorePOWER™

CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™ **ESBC™**

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™ FACT®

FAST® FastvCore™ FETBench™

FlashWriter® * FPSTM F-PFSTM FRFET®

Global Power ResourceSM Green FPS™

Green FPS™ e-Series™ $\mathsf{G} \mathsf{m} \mathsf{a} \mathsf{x}^{\mathsf{TM}}$ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™ MicroFETTN MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptiHiT™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS^{TN}

Programmable Active Droop™

OFFT QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™ SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM ®*

The Power Franchise®

The Right Technology for Your Success™

franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC[®] TriFault Detect™ TRUECURRENT®* μSerDes™

wer

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ XSTM

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete Not In Production		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev 155

www.fairchildsemi.com