# FAIRCHILD

July 2010

SEMICONDUCTOR® FDMS3016DC

# N-Channel Dual Cool<sup>TM</sup> PowerTrench<sup>®</sup> MOSFET 30 V, 49 A, 6.0 m $\Omega$

### Features


- Dual Cool<sup>TM</sup> Top Side Cooling PQFN package
- Max  $r_{DS(on)} = 6.0 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Max  $r_{DS(on)}$  = 9.0 m $\Omega$  at V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 10 A
- High performance technology for extremely low r<sub>DS(on)</sub>
- RoHS Compliant

# **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench<sup>®</sup> process. Advancements in both silicon and Dual Cool<sup>TM</sup> package technologies have been combined to offer the lowest  $r_{DS(on)}$  while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

### Applications

- Synchronous Rectifier for DC/DC Converters
- Telecom Secondary Side Rectification
- High End Server/Workstation



MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage			30	V
V <sub>GS</sub>	Gate to Source Voltage			±20	V
ID	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25 °C		49	
	-Continuous (Silicon limited) $T_c = 25 \circ C$			78	^
	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	18	Α
	-Pulsed			200	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	72	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 4)	1.3	V/ns
D	Power Dissipation	T <sub>C</sub> = 25 °C		60	w
PD	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	3.3	vv
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature R	ange		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	5.7	
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	2.1	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	

# Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
3016	FDMS3016DC	Dual Cool <sup>TM</sup> Power 56	13"	12 mm	3000 units

1

©2010 Fairchild Semiconductor Corporation FDMS3016DC Rev.C

Off Chara	Parameter	Test Conditions	Min	Тур	Max	Units
	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	30			V
$\Delta BV_{DSS}$ $\Delta T_{,l}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		17		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Chara	cteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.0	1.9	3.0	V
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage		1.0	-	0.0	
$\Delta T_J$	Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 12 \text{ A}$		5.0	6.0	-
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 10 \text{ A}$		7.0	9.0	mΩ
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 12 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$		7.5	9.4	0
9fs	Forward Transconductance	$V_{DS} = 5 V, I_D = 12 A$		44		S
Dynamic (	Characteristics					
C <sub>iss</sub>	Input Capacitance			1038	1385	pF
C <sub>oss</sub>	Output Capacitance	─ V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz		513	685	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			87	135	pF
R <sub>g</sub>	Gate Resistance			0.9		Ω
	Turn-On Delay Time Rise Time	Vpp = 15 V. lp = 12 A.		9 3	18 10	ns ns
t <sub>d(on)</sub> t <sub>r</sub>	Rise Time	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 12 \text{ A},$		3	10	ns
t <sub>r</sub> t <sub>d(off)</sub>	Rise Time Turn-Off Delay Time	$V_{DD}$ = 15 V, I <sub>D</sub> = 12 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		3 19	10 35	ns ns
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Rise Time Turn-Off Delay Time Fall Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		3	10	ns
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{GS} = 10 \text{ V},  \text{R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$		3 19 2	10 35 10	ns ns ns
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>g</sub>	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		3 19 2 16	10 35 10 23	ns ns ns nC
tr td(off) tf Qg Qg Qgs	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{GS} = 10 \text{ V},        $		3 19 2 16 7.6	10 35 10 23	ns ns nS nC nC
tr td(off) tf Qg Qg Qg Qgs Qgd	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge	$V_{GS} = 10 \text{ V},        $		3 19 2 16 7.6 3	10 35 10 23	ns ns nC nC nC
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub> <b>Drain-Sou</b>	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge Irce Diode Characteristics	$V_{GS} = 10 \text{ V},        $		3 19 2 16 7.6 3	10 35 10 23	ns ns nC nC nC nC
t <sub>r</sub> t <sub>d(off)</sub> Q <sub>g</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge	$V_{GS} = 10 \text{ V},        $		3 19 2 16 7.6 3 2.5	10 35 10 23 10.6	ns ns nC nC nC
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub> <b>Drain-Sou</b>	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge Irce Diode Characteristics	$V_{GS} = 10 \text{ V},        $		3 19 2 16 7.6 3 2.5	10 35 10 23 10.6 	ns ns nC nC nC nC


FDMS3016DC N-Channel Dual Cool<sup>TM</sup> PowerTrench<sup>®</sup> MOSFET

# **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	5.7	
R <sub>0JC</sub>	Thermal Resistance, Junction to Case	(Bottom Drain)	2.1	
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	16	0CAN
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	19	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
R <sub>0JA</sub>	Thermal Resistance, Junction to Ambient	(Note 1I)	13	

NOTES:

1. R<sub>8JA</sub> is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a. 38 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 81 °C/W when mounted on a minimum pad of 2 oz copper

c. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in^2 pad of 2 oz copper

d. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

e. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper

f. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper

g. 200FPM Airflow, No Heat Sink,1 in<sup>2</sup> pad of 2 oz copper

h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper

i. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper

j. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

k. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper


I. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper


2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0%.

3.  $E_{AS}$  of 72 mJ is based on starting  $T_J$  = 25 °C, L = 1 mH,  $I_{AS}$  = 12 A,  $V_{DD}$  = 27 V,  $V_{GS}$  = 10 V.


4.  $I_{SD} \leq$  12 A, di/dt  $\leq$  100 A/µs,  $V_{DD} \leq$  BV\_{DSS}, Starting  $T_J$  = 25  $^oC.$ 

www.fairchildsemi.com






```
Downloaded from Elcodis.com electronic components distributor
```




6

©2010 Fairchild Semiconductor Corporation FDMS3016DC Rev.C www.fairchildsemi.com



www.fairchildsemi.com

FDMS3016DC N-Channel Dual Cool<sup>TM</sup> PowerTrench<sup>®</sup> MOSFET



#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or 2. system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Autorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

©2010 Fairchild Semiconductor Corporation FDMS3016DC Rev.C

8