



# FAN4860

## 3MHz, Synchronous TinyBoost™ Regulator

### Features

- Operates with Very Small External Components: 1μH Inductor and 0402 Case Size Input and Output Capacitors
- Input Voltage Range from 2.3V to 4.5V
- Fixed 3.3V or 5.0V Output Voltage Options
- Maximum Load Current >200mA at V<sub>IN</sub>=2.3V
- Maximum Load Current 300mA at V<sub>IN</sub>=3.3V, V<sub>OUT</sub>=5V
- Maximum Load Current 300mA at V<sub>IN</sub>=2.7V, V<sub>OUT</sub>=3.3V
- Up to 92% Efficient
- Low Operating Quiescent Current
- True Load Disconnect During Shutdown
- Variable On-time Pulse Frequency Modulation (PFM) with Light-Load Power-Saving Mode
- Internal Synchronous Rectifier (No External Diode Needed)
- Thermal Shutdown and Overload Protection
- 6-Pin 2 x 2mm UMLP
- 6-Bump WLCSP, 0.4mm Pitch

### Applications

- USB “On the Go” 5V Supply
- 5V Supply – HDMI, H-Bridge Motor Drivers
- Powering 3.3V Core Rails
- PDAs, Portable Media Players
- Cell Phones, Smart Phones, Portable Instruments

### Description

The FAN4860 is a low-power boost regulator designed to provide a regulated 3.3V or 5V output from a single cell Lithium or Li-Ion battery. Output voltage options are fixed at either 3.3V or 5.0V with a guaranteed maximum load current of 200mA at V<sub>IN</sub>=2.3V and 300mA at V<sub>IN</sub>=3.3V. Input current in shut-down mode is less than 1μA, which maximizes battery life.

Light-load PFM operation is automatic and “glitch-free”. The regulator maintains output regulation at no-load with as low as 37μA quiescent current.

The combination of built-in power transistors, synchronous rectification, and low supply current make the FAN4860 ideal for battery powered applications.

The FAN4860 is available in 6-bump 0.4mm pitch Wafer-Level Chip Scale Package (WLCSP) and a 6-lead 2x2mm ultra-thin MLP package.




Figure 1. Typical Application

### Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN4860UC5X	-40°C to 85°C	WLCSP, 0.4mm Pitch	Tape and Reel
FAN4860UMP5X	-40°C to 85°C	UMLP-6, 2 x 2mm	Tape and Reel
FAN4860UC33X	-40°C to 85°C	WLCSP, 0.4mm Pitch	Tape and Reel

Please refer to tape and reel specifications at <http://www.fairchildsemi.com/packaging>.

## Block Diagrams




Figure 2. IC Block Diagram

## Pin Configuration




Figure 3. WLCSP (Top View)




Figure 4. WLCSP (Bottom View)




Figure 5. 2X2mm UMLP (Top View)

## Pin Definitions

Pin #		Name	Description
WLCSP	UMLP		
A1	6	VIN	<b>Input Voltage.</b> Connect to Li-Ion battery input power source and input capacitor ( $C_{IN}$ ).
B1	5	SW	<b>Switching Node.</b> Connect to inductor.
C1	4	EN	<b>Enable.</b> When this pin is HIGH, the circuit is enabled. This pin should not be left floating.
C2	3	FB	<b>Feedback.</b> Output voltage sense point for $V_{OUT}$ . Connect to output capacitor ( $C_{OUT}$ ).
B2	2	VOUT	<b>Output Voltage.</b> This pin is both the output voltage terminal as well as an IC bias supply.
A2	1, P1	GND	<b>Ground.</b> Power and signal ground reference for the IC. All voltages are measured with respect to this pin.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Units
V <sub>IN</sub>	VIN Pin		-0.3	5.5	V
V <sub>OUT</sub>	VOUT Pin		-2	6	V
V <sub>FB</sub>	FB Pin		-2	14	V
V <sub>SW</sub>	SW Node	DC	-0.3	5.5	V
		Transient: 10ns, 3MHz	-1.0	6.5	
V <sub>EN</sub>	EN Pin		-0.3	5.5	V
ESD	Electrostatic Discharge Protection Level	Human Body Model per JESD22-A114	2		kV
		Charged Device Model per JESD22-C101	1		
T <sub>J</sub>	Junction Temperature		-40	+150	°C
T <sub>STG</sub>	Storage Temperature		-65	+150	°C
T <sub>L</sub>	Lead Soldering Temperature, 10 Seconds			+260	°C

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Max.	Units
V <sub>IN</sub>	Supply Voltage	5.0 V <sub>OUT</sub>	2.3	4.5	V
		3.3 V <sub>OUT</sub>	2.5	3.2	V
I <sub>OUT</sub>	Output Current			200	mA
T <sub>A</sub>	Ambient Temperature		-40	+85	°C
T <sub>J</sub>	Junction Temperature		-40	+125	°C

## Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature T<sub>J(max)</sub> at a given ambient temperature T<sub>A</sub>.

Symbol	Parameter		Typical	Units
θ <sub>JA</sub>	Junction-to-Ambient Thermal Resistance	WLCSP	130	°C/W
		UMLP	57	°C/W

## Electrical Specifications

Minimum and maximum values are at  $V_{IN}=V_{EN}=2.3V$  to  $4.5V$  ( $2.5$  to  $3.2 V_{IN}$  for  $3.3 V_{OUT}$  option),  $T_A=-40^{\circ}C$  to  $+85^{\circ}C$ ; circuit of Figure 1, unless otherwise noted. Typical values are at  $T_A=25^{\circ}C$ ,  $V_{IN}=V_{EN}=3.6V$  for  $V_{OUT}=5V$ , and  $V_{IN}=V_{EN}=2.7V$  for  $V_{OUT}=3.3V$ .

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units	
$I_{IN}$	$V_{IN}$ Input Current	5.0 $V_{OUT}$	Quiescent: $V_{IN}=3.6V$ , $I_{OUT}=0$ , $EN=V_{IN}$		37	45	$\mu A$
			Shutdown: $EN=0$ , $V_{IN}=3.6V$		0.5	1.5	
		3.3 $V_{OUT}$	Quiescent: $V_{IN}=2.7V$ , $I_{OUT}=0$ , $EN=V_{IN}$		50	65	
			Shutdown: $EN=0$ , $V_{IN}=2.7V$		0.5	1.5	
$I_{LK\_OUT}$	$V_{OUT}$ Leakage Current	$V_{OUT}=0$ , $EN=0$ , $V_{IN}\geq 3V$		10		nA	
$I_{LK\_RVSR}$	$V_{OUT}$ to $V_{IN}$ Reverse Leakage	$V_{OUT}=5V$ , $V_{IN}=3.6V$ , $EN=0$			2.5	$\mu A$	
		$V_{OUT}=3.3V$ , $V_{IN}=3V$ , $EN=0$					
$V_{UVLO}$	Under-Voltage Lockout	$V_{IN}$ Rising		2.2	2.3	V	
$V_{UVLO\_HYS}$	Under-Voltage Lockout Hysteresis			190		mV	
$V_{ENH}$	Enable HIGH Voltage		1.05			V	
$V_{ENL}$	Enable LOW Voltage				0.4	V	
$I_{LK\_EN}$	Enable Input Leakage Current			0.01	1	$\mu A$	
$V_{OUT}$	5.0 $V_{OUT}$ Output Voltage Accuracy <sup>(1)</sup>	$V_{IN}$ from 2.3V to 4.5V, $I_{OUT}\leq 200mA$	4.80	5.05	5.15	V	
		$V_{IN}$ from 2.7V to 4.5V, $I_{OUT}\leq 200mA$	4.85	5.05	5.15		
		$V_{IN}$ from 3.3V to 4.5V, $I_{OUT}\leq 300mA$	4.85	5.05	5.15		
	3.3 $V_{OUT}$ Output Voltage Accuracy <sup>(1)</sup>	$V_{IN}$ from 2.5V to 3.2V, $I_{OUT}\leq 200mA$	3.17	3.33	3.41		
$V_{REF}$	Reference Accuracy	Referred to $V_{OUT}=5V$	4.975	5.050	5.125	V	
		Referred to $V_{OUT}=3.3V$	3.280	3.330	3.380		
$t_{OFF}$	Off Time	$V_{IN}=3.6V$ , $V_{OUT}=5V$ , $I_{OUT}=200mA$	195	240	265	ns	
		$V_{IN}=2.7V$ , $V_{OUT}=3.3V$ , $I_{OUT}=200mA$	240	290	350		
$I_{OUT}$	Maximum Output Current <sup>(2)</sup>	5.0 $V_{OUT}$	$V_{IN}=2.3V$	200		mA	
			$V_{IN}=3.3V$	300			
			$V_{IN}=3.6V$		400		
		3.3 $V_{OUT}$	$V_{IN}=2.5V$	250			
$V_{IN}=2.7V$	300						
$I_{SW}$	SW Peak Current Limit	5.0 $V_{OUT}$	$V_{IN}=3.6V$ , $V_{OUT}>V_{IN}$	930	1100	1320	mA
		3.3 $V_{OUT}$	$V_{IN}=2.7V$ , $V_{OUT}>V_{IN}$	650	800	950	
$I_{SS}$	Soft-Start Input Peak Current Limit <sup>(2)</sup>	5.0 $V_{OUT}$	$V_{IN}=3.6V$ , $V_{OUT} < V_{IN}$		850		mA
		3.3 $V_{OUT}$	$V_{IN}=2.7V$ , $V_{OUT} < V_{IN}$		700		
$t_{SS}$	Soft-Start Time <sup>(3)</sup>	5.0 $V_{OUT}$	$V_{IN}=3.6V$ , $I_{OUT}=200mA$		100	300	$\mu s$
		3.3 $V_{OUT}$	$V_{IN}=2.7V$ , $I_{OUT}=200mA$		250	750	
$R_{DS(ON)}$	N-Channel Boost Switch	$V_{IN}=3.6V$		300		m $\Omega$	
	P-Channel Sync Rectifier	$V_{IN}=3.6V$		400			
$T_{TSD}$	Thermal Shutdown	$I_{LOAD}=10mA$		150		$^{\circ}C$	
$T_{TSD\_HYS}$	Thermal Shutdown Hysteresis			30		$^{\circ}C$	

### Notes:

- $I_{LOAD}$  from 0 to  $I_{OUT}$ ; also includes load transient response.  $V_{OUT}$  measured from mid-point of output voltage ripple. Effective capacitance of  $C_{OUT} > 1.5\mu F$ .
- Guaranteed by design and characterization; not tested in production.
- Elapsed time from rising EN until regulated  $V_{OUT}$ .

## 5.0 V<sub>OUT</sub> Typical Characteristics

Unless otherwise specified, circuit per Figure 1, 3.6V<sub>IN</sub>, T<sub>A</sub>=25°C.




Figure 6. Efficiency vs. V<sub>IN</sub>




Figure 7. Efficiency vs. Temperature, 3.6V<sub>IN</sub>




Figure 8. Line and Load Regulation




Figure 9. Load Regulation vs. Temperature, 3.6V<sub>IN</sub>




Figure 10. Switching Frequency




Figure 11. Quiescent Current

### 5.0 V<sub>OUT</sub> Typical Characteristics

Unless otherwise specified, circuit per Figure 1, 3.6V<sub>IN</sub>, T<sub>A</sub>=25°C.




Figure 12. Maximum DC Load Current




Figure 13. Peak Inductor Current




Figure 14. Output Ripple, 10mA PFM Load




Figure 15. Output Ripple, 200mA PWM Load




Figure 16. 0-50mA Load Transient, 100ns Step




Figure 17. 50-200mA Load Transient, 100ns Step

## 5.0 V<sub>OUT</sub> Typical Characteristics

Unless otherwise specified, circuit per Figure 1, 3.6V<sub>IN</sub>, T<sub>A</sub>=25°C.




Figure 18. Line Transient, 5mA Load, 10µs Step




Figure 19. Line Transient, 200mA Load, 10µs Step




Figure 20. Startup, No Load




Figure 21. Startup, 33Ω Load




Figure 22. Shutdown, 1KΩ Load




Figure 23. Shutdown, 33Ω Load

### 5.0 V<sub>OUT</sub> Typical Characteristics

Unless otherwise specified, circuit per Figure 1, 3.6V<sub>IN</sub>, T<sub>A</sub>=25°C.




Figure 24. Overload Protection




Figure 25. Short-Circuit Response



### 3.3 V<sub>OUT</sub> Typical Characteristics

Unless otherwise specified, circuit per Figure 1, 3.0V<sub>IN</sub>, T<sub>A</sub>=25°C.




Figure 26. Efficiency vs. V<sub>IN</sub>




Figure 27. Efficiency vs. Temperature, 3.0V<sub>IN</sub>




Figure 28. Line and Load Regulation




Figure 29. Load Regulation vs. Temperature, 3.0V<sub>IN</sub>




Figure 30. Quiescent Current




Figure 31. Maximum DC Load Current

### 3.3 V<sub>OUT</sub> Typical Characteristics

Unless otherwise specified, circuit per Figure 1, 3.0V<sub>IN</sub>, T<sub>A</sub>=25°C.




Figure 32. Output Ripple, 10mA PFM Load




Figure 33. Output Ripple, 200mA PWM Load




Figure 34. Startup, No Load




Figure 35. Startup, 22Ω Load

## Functional Description

### Circuit Description


FAN4860 is a synchronous boost regulator, typically operating at 3MHz in continuous conduction mode (CCM), which occurs at moderate to heavy load current and low  $V_{IN}$  voltages.

At light-load currents, the converter switches automatically to power-saving PFM mode. The regulator automatically and smoothly transitions between quasi-fixed-frequency continuous conduction PWM mode and variable-frequency PFM mode to maintain the highest possible efficiency over the full range of load current and input voltage.

### PWM Mode Regulation

The FAN4860 uses a minimum on-time and computed minimum off-time to regulate  $V_{OUT}$ . The regulator achieves excellent transient response by employing current mode modulation. This technique causes the regulator output to exhibit a load line. During PWM mode, the output voltage drops slightly as the input current rises. With a constant  $V_{IN}$ , this appears as a constant output resistance.

The “droop” caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with negligible overshoot.



**Figure 36.** Output Resistance ( $R_{OUT}$ )

$V_{OUT}$  as a function of  $I_{LOAD}$  can be computed when the regulator is in PWM mode (continuous conduction) as:

$$V_{OUT} = 5.05 - R_{OUT} \cdot I_{LOAD} \quad (1)$$

For example, at  $V_{IN}=3.3V$ , and  $I_{LOAD}=200mA$ ,  $V_{OUT}$  would drop to:

$$V_{OUT} = 5.05 - 0.38 \cdot 0.2 = 4.974V \quad (1A)$$

At  $V_{IN}=2.3V$ , and  $I_{LOAD}=200mA$ ,  $V_{OUT}$  would drop to:

$$V_{OUT} = 5.05 - 0.68 \cdot 0.2 = 4.914V \quad (1B)$$

### PFM Mode

If  $V_{OUT} > V_{REF}$  when the minimum off-time has ended, the regulator enters PFM mode. Boost pulses are inhibited until  $V_{OUT} < V_{REF}$ . The minimum on-time is increased to enable the output to pump up sufficiently with each PFM boost pulse. Therefore, the regulator behaves like a constant on-time regulator, with the bottom of its output voltage ripple at 5.05V in PFM mode.

**Table 1. Operating States**

Mode	Description	Invoked When:
LIN	Linear Startup	$V_{IN} > V_{OUT}$
SS	Boost Soft-Start	$V_{OUT} < V_{REG}$
BST	Boost Operating Mode	$V_{OUT}=V_{REG}$

### Shutdown and Startup

If EN is LOW, all bias circuits are off and the regulator is in shutdown mode. During shutdown, true load disconnect between battery and load prevents current flow from  $V_{IN}$  to  $V_{OUT}$ , as well as reverse flow from  $V_{OUT}$  to  $V_{IN}$ .

### LIN State

When EN rises, if  $V_{IN} > UVLO$ , the regulator first attempts to bring  $V_{OUT}$  within about 1V of  $V_{IN}$  by using the internal fixed current source from  $V_{IN}$  ( $I_{LIN1}$ ). The current is limited to about 630mA during LIN1 mode.

If  $V_{OUT}$  reaches  $V_{IN}-1V$  during LIN1 mode, the SS state is initiated. Otherwise, LIN1 times out after 16 CLK counts and the LIN2 mode is entered.

In LIN2 mode, the current source is incremented to 850mA. If  $V_{OUT}$  fails to reach  $V_{IN}-1V$  after 64 CLK counts, a fault condition is declared.

### SS State

Upon the successful completion of the LIN state ( $V_{OUT} \geq V_{IN}-1V$ ), the regulator begins switching with boost pulses current limited to about 50% of nominal level, incrementing to full scale over a period of 32 CLK counts.

If the output fails to achieve 90% of its setpoint within 96 CLK counts at full-scale current limit, a fault condition is declared.

### BST State

This is the normal operating mode of the regulator. The regulator uses a minimum  $t_{OFF}$ -minimum  $t_{ON}$  modulation scheme. Minimum  $t_{OFF}$  is proportional to  $\frac{V_{IN}}{V_{OUT}}$ , which keeps the regulator's switching frequency reasonably constant in CCM.  $t_{ON(MIN)}$  is proportional to  $V_{IN}$  and is higher if the inductor current reaches 0 before  $t_{OFF(MIN)}$  during the prior cycle.

To ensure that  $V_{OUT}$  does not pump significantly above the regulation point, the boost switch remains off as long as  $FB > V_{REF}$ .

### Fault State

The regulator enters the FAULT state under any of the following conditions:

- $V_{OUT}$  fails to achieve the voltage required to advance from LIN state to SS state.
- $V_{OUT}$  fails to achieve the voltage required to advance from SS state to BST state.
- Sustained (32 CLK counts) pulse-by-pulse current limit during the BST state.
- The regulator moves from BST to LIN state due to a short circuit or output overload ( $V_{OUT} < V_{IN} - 1V$ ).

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between  $V_{IN}$  and  $V_{OUT}$ . After waiting 480 CLK counts, a re-start is attempted.

### Soft-Start and Fault Timing

The soft-start timing for each state, and the fault times, are determined by the fault clock, whose period is inversely proportional to  $V_{IN}$ . This allows the regulator more time to charge larger values of  $C_{OUT}$  when  $V_{IN}$  is lower. With higher  $V_{IN}$ , this also reduces power delivered to  $V_{OUT}$  during each cycle in current limit.

The number of clock counts for each state is illustrated in Figure 37.




Figure 37. Fault Response into Short Circuit

The fault clock period as a function of  $V_{IN}$  is shown in Figure 38.




Figure 38. Fault Clock Period vs. VIN

The  $V_{IN}$ -dependent LIN mode charging current is illustrated in Figure 39.




Figure 39. LIN Mode Current vs. VIN

### Over-Temperature Protection (OTP)

The regulator shuts down when the thermal shutdown threshold is reached. Restart, with soft-start, occurs when the IC has cooled by about 30°C.

### Over-Current Protection (OCP)

During boost-mode operation, the FAN4860 employs a cycle-by-cycle peak current limit to protect switching elements. Sustained current limit, for 32 consecutive fault CLK counts, initiates a fault condition.

During an overload condition, as  $V_{OUT}$  collapses to approximately  $V_{IN} - 1V$ , the synchronous rectifier is immediately switched off and a fault condition is declared.

Automatic restart occurs once the overload/short is removed and the fault timer completes counting.

## Application Information

### External Component Selection

Table 2 shows the recommended external components for the FAN4860:

**Table 2. External Components**

REF	Description	Manufacturer
L1	1.0μH, 0.8A, 190mΩ, 0805	Murata LQM21PN1R0MC0, or equivalent
C <sub>IN</sub>	2.2μF, 6.3V, X5R, 0402	Murata GRM155R60J225M
		TDK C1005X5R0J225M
C <sub>OUT</sub>	4.7μF, 10V, X5R, 0603 <sup>(4)</sup>	Kemet C0603C475K8PAC
		TDK C1608X5R1A475K


**Note:**

- A 6.3V-rated 0603 capacitor may be used for C<sub>OUT</sub>, such as Murata GRM188R60J225M. All datasheet parameters are valid with the 6.3V-rated capacitor. Due to DC bias effects, the 10V capacitor offers a performance enhancement; particularly output ripple and transient response, without any size increase.

### Output Capacitance (C<sub>OUT</sub>)

#### Stability

The effective capacitance (C<sub>EFF</sub>) of small, high-value, ceramic capacitors decrease as their bias voltage increases, as shown in Figure 40.



**Figure 40. C<sub>EFF</sub> for 4.7μF, 0603, X5R, 6.3V (Murata GRM188R60J475K)**

FAN4860 is guaranteed for stable operation with the minimum value of C<sub>EFF</sub> (C<sub>EFF(MIN)</sub>) outlined in Table 3.

**Table 3. Minimum C<sub>EFF</sub> Required for Stability**

Operating Conditions		C <sub>EFF(MIN)</sub> (μF)
V <sub>IN</sub> (V)	I <sub>LOAD</sub> (mA)	
2.3 to 4.5	0 to 200	1.5
2.7 to 4.5	0 to 200	1.0
2.3 to 4.5	0 to 150	1.0

C<sub>EFF</sub> varies with manufacturer, dielectric material, case size, and temperature. Some manufacturers may be able to provide an X5R capacitor in 0402 case size that retains C<sub>EFF</sub> >1.5μF with 5V bias; others may not. If this C<sub>EFF</sub> cannot be economically obtained and 0402 case size is required, the IC can work with the 0402 capacitor as long as the minimum V<sub>IN</sub> is restricted to >2.7V.

For best performance, a 10V-rated 0603 output capacitor is recommended (Kemet C0603C475K8PAC, or equivalent). Since it retains greater C<sub>EFF</sub> under bias and over temperature, output ripple can be reduced and transient capability enhanced.

#### Output Voltage Ripple

Output voltage ripple is inversely proportional to C<sub>OUT</sub>. During t<sub>ON</sub>, when the boost switch is on, all load current is supplied by C<sub>OUT</sub>.

$$V_{\text{RIPPLE(P-P)}} = t_{\text{ON}} \cdot \frac{I_{\text{LOAD}}}{C_{\text{OUT}}} \quad (2)$$

and

$$t_{\text{ON}} = t_{\text{SW}} \cdot D = t_{\text{SW}} \cdot \left(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}\right) \quad (3)$$

Therefore:

$$V_{\text{RIPPLE(P-P)}} = t_{\text{SW}} \cdot \left(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}\right) \cdot \frac{I_{\text{LOAD}}}{C_{\text{OUT}}} \quad (4)$$

where:

$$t_{\text{SW}} = \frac{1}{f_{\text{SW}}} \quad (5)$$

As can be seen from Equation 4, the maximum V<sub>RI</sub>PPLE occurs when V<sub>IN</sub> is minimum and I<sub>LOAD</sub> is maximum.

#### Startup

Input current limiting is in effect during soft-start, which limits the current available to charge C<sub>OUT</sub>. If the output fails to achieve regulation within the time period described in the soft-start section above; a FAULT occurs, causing the circuit to shut down, then restart after a significant time period. If C<sub>OUT</sub> is a very high value, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high-current load and high capacitance are both present during soft-start, the circuit may fail to achieve

regulation and continually attempt soft-start, only to have C<sub>OUT</sub> discharged by the load when in the FAULT state.

The circuit can start with higher values of C<sub>OUT</sub> under full load if V<sub>IN</sub> is higher, since:

$$I_{OUT} = \left( I_{LIM(PK)} - \frac{I_{RIPPLE}}{2} \right) \cdot \frac{V_{IN}}{V_{OUT}} \quad (6)$$

Generally, the limitation occurs in BST mode.

The FAN4860 starts on the first pass (without triggering a FAULT) under the following conditions for C<sub>EFF(MAX)</sub>:


**Table 4. Maximum C<sub>EFF</sub> for First-Pass Startup**

Operating Conditions			C <sub>EFF(MAX)</sub> (μF)
V <sub>IN</sub> (V)	R <sub>LOAD(MIN)</sub>		
		5.0 V <sub>OUT</sub>	3.3 V <sub>OUT</sub>
> 2.3	25Ω	16Ω	10
> 2.7	25Ω	16Ω	15
> 2.7	33Ω	20Ω	22

C<sub>EFF</sub> values shown in Table 4 typically apply to the lowest V<sub>IN</sub>. The presence of higher V<sub>IN</sub> enhances ability to start into larger C<sub>EFF</sub> at full load.

### Transient Protection

To protect against external voltage transients caused by ESD discharge events, or improper external connections, some applications employ an external transient voltage suppressor (TVS) and Schottky diode (D1 in Figure 41).



**Figure 41. FAN4860 with External Transient Protection**


The TVS is designed to clamp the FB line (system V<sub>OUT</sub>) to +10V or -2V during external transient events. The Schottky diode protects the output devices from the positive excursion. The FB pin can tolerate up to 14V of positive excursion, while both the FB and V<sub>OUT</sub> pins can tolerate negative voltages.

The FAN4860 includes a circuit to detect a missing or defective D1 by comparing V<sub>OUT</sub> to FB. If V<sub>OUT</sub> - FB > about 0.7V, the IC shuts down. The IC remains shut down until V<sub>OUT</sub> < UVLO and V<sub>IN</sub> < UVLO+0.7 or EN is toggled.


C<sub>OUT2</sub> may be necessary to preserve load transient response when the Schottky is used. When a load is applied at the FB pin, the forward voltage of the D1 rapidly increases before the regulator can respond or the inductor current can change. This causes an immediate drop of up to 300mV, depending on D1's characteristics if C<sub>OUT2</sub> is absent. C<sub>OUT2</sub> supplies instantaneous current to the load while the regulator adjusts the inductor current. A value of at least half of the minimum value of C<sub>OUT</sub> should be used for C<sub>OUT2</sub>. C<sub>OUT2</sub> needs to withstand the maximum voltage at the FB pin as the TVS is clamping.

The maximum DC output current available is reduced with this circuit, due to the additional dissipation of D1.

### Layout Guideline



**Figure 42. WLCSP Suggested Layout (Top View)**



**Figure 43. UMLP Suggested Layout (Top View)**



## Physical Dimensions




Figure 44. 6-Lead, 0.4mm Pitch, WLCSP Package


## Product-Specific Dimensions

Product	D	E	X	Y
FAN4860UC5X	1.230mm +/-0.030mm	0.880mm +/-0.030mm	0.240mm	0.215mm
FAN4860UC33X				

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:  
<http://www.fairchildsemi.com/packaging/>

### Physical Dimensions



#### NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO-229 EXCEPT WHERE NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. LANDPATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY.
- E. DRAWING FILENAME: MKT-UMLP06Erev2.

Figure 45. 6-Lead UMLP Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.






Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:  
<http://www.fairchildsemi.com/packaging/>





### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™	F-PFS™	PowerTrench®	The Power Franchise®
Auto-SPM™	FRFET®	PowerXS™	The Right Technology for Your Success™
Build it Now™	Global Power Resource™	Programmable Active Droop™	<b>the power franchise</b>
CorePLUS™	Green FPST™	QFET®	TinyBoost™
CorePOWER™	Green FPST™ e-Series™	QST™	TinyBuck™
CROSSVOLT™	Gmax™	Quiet Series™	TinyCalc™
CTL™	GTO™	RapidConfigure™	TinyLogic®
Current Transfer Logic™	IntelliMAX™	 ™	TINYOPTO™
DEUXPEED®	ISOPLANAR™	Saving our world, 1mW/W/kW at a time™	TinyPower™
Dual Cool™	MegaBuck™	SignalWise™	TinyPWM™
EcoSPARK®	MICROCOUPLER™	SmartMax™	TinyWire™
EfficientMax™	MicroFET™	SMART START™	TriFault Detect™
ESBC™	MicroPak™	SPM®	TRUECURRENT™™
 Fairchild®	MicroPak2™	STEALTH™	µSerDes™
Fairchild Semiconductor®	MillerDrive™	SuperFET®	 SerDes™
FACT Quiet Series™	MotionMax™	SuperSOT™.3	UHC®
FACT®	Motion-SPM™	SuperSOT™.6	Ultra FRFET™
FAST®	OptoHIT™	SuperSOT™.8	UniFET™
FastvCore™	OPTOLOGIC®	SupreMOS®	VCX™
FETBench™	OPTOPLANAR®	SyncFET™	VisualMax™
FlashWriter®		Sync-Lock™	XS™
FPS™	PDP SPM™	 SYSTEM GENERAL®	
	Power-SPM™		

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 151