

# FAN6982

## CCM Power Factor Correction Controller

### Features

- Continuous Conduction Mode
- Innovative Switching-Charge Multiplier-Divider
- Average-Current-Mode for Input-Current Shaping
- TriFault Detect™ Prevent Abnormal Operation for Feedback Loop
- Power-On Sequence Control
- Soft-Start Capability
- Brownout Protection
- Cycle-by-Cycle Peak Current Limiting.
- Improves Light-Load Efficiency
- Fulfills Class-D Requirements of IEC 1000-3-2
- Wide Range Universal AC Input Voltage
- Maximum Duty Cycle 97%
- V<sub>DD</sub> Under-Voltage Lockout (UVLO)

### Applications

- Desktop PC Power Supply
- Internet Server Power Supply
- LCD TV/Monitor Power Supply
- DC Motor Power Supply

### Description

The FAN6982 is a 14-pin, Continuous Conduction Mode (CCM) PFC controller IC intended for Power Factor Correction (PFC) pre-regulators. The FAN6982 includes circuits for the implementation of leading edge, average current, “boost”-type power factor correction, and results in a power supply that fully complies with the IEC1000-3-2 specification.

A TriFault Detect™ function helps reduce external components and provides full protection for feedback loops such as open, short, and over voltage. An over-voltage comparator shuts down the PFC stage in the event of a sudden load decrease. The RDY signal can be used for power-on sequence control. The EN function can choose to enable or disable the range function. FAN6982 also includes PFC soft-start, peak current limiting, and input voltage brownout protection.

### Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN6982MY	-40°C to +105°C	14-Pin Small Outline Package (SOP)	Tape & Reel

Application Diagram




Figure 1. Typical Application

### Block Diagram





Figure 2. Functional Block Diagram

### Marking Information



- F – Fairchild Logo
- Z – Plant Code
- X – 1-Digit Year Code
- Y – 1-Digit Week Code
- TT – 2-Digit Die-Run Code
- T – Package Type (M: SOP)
- P – Y: Green Package
- M – Manufacture Flow Code

Figure 3. Top Mark

## Pin Configuration




Figure 4. Pin Configuration

## Pin Definitions

Pin #	Name	Description
1	IEA	<b>Output of Current Amplifier.</b> This is the output of the PFC current amplifier. The signal from this pin is compared with sawtooth and determines the pulsewidth for PFC gate drive.
2	IAC	<b>Input AC Current.</b> For normal operation, this input is used to provide current reference for the multiplier. The suggested maximum $I_{AC}$ is 100 $\mu$ A.
3	ISENSE	<b>Current Sense.</b> The non-inverting input of the PFC current amplifier and the output of multiplier and PFC $I_{LIMIT}$ comparator.
4	VRMS	<b>Line-Voltage Detection.</b> The pin is used for PFC multiplier.
5	RDY	<b>Ready Signal.</b> This pin controls the power-on sequence. Once the FAN6982 is turned on and the FBPFC voltage exceeds in 2.4V, the RDY pin pulls LOW impedance. If the FBPFC voltage is lower than 1.15V, the RDY pin pulls HIGH impedance.
6	EN	<b>Enable Range Function.</b> The range function is enabled when EN is connected to $V_{REF}$ . The range function is disabled when EN is connected to GND.
7	RT/CT	<b>Oscillator RC Timing Connection.</b> Oscillator timing node; timing set by RT and CT.
8	SGND	<b>Signal Ground.</b>
9	PGND	<b>Power Ground.</b>
10	OPFC	<b>Gate Drive.</b> The totem-pole output drive for PFC MOSFET. This pin is internally clamped under 15V to protect the MOSFET.
11	VDD	<b>Power Supply.</b> The threshold voltages for startup and turn-off are 11V and 9.3V, respectively. The operating current is lower than 10mA.
12	VREF	<b>Reference Voltage.</b> Buffered output for the internal 7.5V reference.
13	FBPFC	<b>Voltage Feedback Input.</b> The feedback input for PFC voltage loop. The inverting input of PFC error amplifier. This pin is connected to the PFC output through a divider network.
14	VEA	<b>Output of Voltage Amplifier.</b> The error-amplifier output for PFC voltage feedback loop. A compensation network is connected between this pin and ground.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	DC Supply Voltage		30	V
$V_H$	OPFC, RDY, EN, VREF	-0.3	30.0	V
$V_L$	IAC, VRMS, RT/CT, FBPF, VEA	-0.3	7.0	V
$V_{IEA}$	IEA	0	$V_{VREF}+0.3$	V
$V_N$	ISENSE	-5.0	0.7	V
$I_{AC}$	Input AC Current		1	mA
$I_{REF}$	VREF Output Current		5	mA
$I_{PFC-OUT}$	Peak PFC OUT Current, Source or Sink		0.5	A
$P_D$	Power Dissipation, $T_A < 50^\circ\text{C}$		800	mW
$R_{\theta_{j-a}}$	Thermal Resistance (Junction-to-Air)		104.10	$^\circ\text{C}/\text{W}$
$R_{\theta_{j-c}}$	Thermal Resistance (Junction-to-Case)		40.61	$^\circ\text{C}/\text{W}$
$T_J$	Operating Junction Temperature	-40	+125	$^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55	+150	$^\circ\text{C}$
$T_L$	Lead Temperature (Soldering)		+260	$^\circ\text{C}$
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114	4.5	kV
		Charged Device Model, JESD22-C101	1.0	

### Notes:

- All voltage values, except differential voltage, are given with respect to the GND pin.
- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
$T_A$	Operating Ambient Temperature	-40	+105	$^\circ\text{C}$

## Electrical Characteristics

Unless otherwise noted;  $V_{DD}=15V$ ,  $T_A=25^{\circ}C$ ,  $T_A=T_J$ ,  $R_T=27k\Omega$ , and  $C_T=1000pF$ .

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
<b>V<sub>DD</sub> Section</b>						
$V_{DD-OP}$	Continuously Operating Voltage				22	V
$I_{DD-ST}$	Startup Current	$V_{DD}=V_{TH-ON}-0.1V$ ; OPFC Open		30	80	$\mu A$
$I_{DD-OP}$	Operating Current	$V_{DD}=13V$ ; OPFC Open	2.0	2.3	3.0	mA
$V_{TH-ON}$	Turn-on Threshold Voltage		10	11	12	V
$\Delta V_{TH}$	Hysteresis		1.35		1.90	V
$V_{DD-OVP}$	$V_{DD}$ OVP		27	28	29	V
$\Delta V_{DD-OVP}$	$V_{DD}$ OVP Hysteresis			1		V
<b>Oscillator</b>						
$f_{OSC}$	PFC Frequency	$R_T=27k\Omega$ , $C_T=1000pF$	60	64	67	kHz
$f_{DV}^{(3)}$	Voltage Stability	$11V \leq V_{DD} \leq 22V$			2	%
$f_{DT}^{(3)}$	Temperature Stability	$-40^{\circ}C \sim +105^{\circ}C$			2	%
$f_{TV}$	Total Variation	Line, Temperature	58		70	kHz
$f_{RV}$	Ramp Voltage	Valley-to-Peak		2.8		V
$I_{OSC-DIS}$	Discharge Current	$V_{RAMP}=0V$ , $V_{RT/CT}=2.5V$	6.5		15.0	mA
$f_{RANGE}$	Frequency Range		50		75	kHz
$t_{PFC-DEAD}$	PFC Dead Time	$R_T=27k\Omega$ , $C_T=1000pF$	400	600	800	ns
<b>V<sub>REF</sub></b>						
$V_{VREF}$	Reference Voltage	$I_{REF}=0mA$ , $C_{REF}=0.1\mu F$	7.4	7.5	7.6	V
$\Delta V_{VREF1}$	Load Regulation of Reference Voltage	$C_{REF}=0.1\mu F$ , $I_{REF}=0mA$ to 3.5mA $V_{VDD}=14V$ , Rise/Fall Time > 20 $\mu s$		30	50	mV
$\Delta V_{VREF2}$	Line Regulation of Reference Voltage	$C_{REF}=0.1\mu F$ , $V_{VDD}=11V$ to 22V			25	mV
$\Delta V_{VREF-DT}^{(3)}$	Temperature Stability <sup>(3)</sup>	$-40^{\circ}C \sim +105^{\circ}C$		0.4	0.5	%
$\Delta V_{VREF-TV}^{(3)}$	Total Variation <sup>(3)</sup>	Line, Load, Temperature	7.35		7.65	V
$\Delta V_{VREF-LS}^{(3)}$	Long-Term Stability <sup>(3)</sup>	$T_J=125^{\circ}C$ , 0 ~ 1000HRs	5		25	mV
$I_{REF-MAX}$	Maximum Current	$V_{VREF} > 7.35V$	5			mA
<b>Brownout</b>						
$V_{RMS-UVL}$	$V_{RMS}$ Threshold Low	When $V_{RMS}=1.05V$ at 75 $V_{RMS}$	1.00	1.05	1.10	V
$V_{RMS-UVH}$	$V_{RMS}$ Threshold High	When $V_{RMS}=1.9V$ at 85 • 1.414	1.85	1.90	1.95	V
$\Delta V_{RMS-UVP}$	Hysteresis		750	850	950	mV
$t_{UVP}$	Under-Voltage Protection Debounce Time		340	410	480	ms
<b>RDY Section</b>						
$V_{FBPFC-RD}$	FBPFC Voltage Level to Pull Low Impedance with RDY Pin		2.3	2.4	2.5	V
$\Delta V_{FBPFC-RD}$	Hysteresis		1.15	1.25	1.35	V
$I_{RDY-LEK}$	Leakage Current of RDY High Impedance	$V_{FBPFC}<2.4V$			500	nA
$V_{RDY-L}$	RDY Low Voltage	$I_{SINK}=2mA$			0.5	V

Continued on the following page...

**Electrical Characteristics** (Continued)Unless otherwise noted;  $V_{DD}=15V$ ,  $T_A=25^\circ C$ ,  $T_A=T_J$ ,  $R_T=27k\Omega$ , and  $C_T=1000pF$ .

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
<b>Voltage Error Amplifier</b>						
$V_{REF}$	Reference Voltage		2.45	2.50	2.55	V
$A_V$	Open-Loop Gain <sup>(3)</sup>	At $T_A=25^\circ C$	35	42		dB
$G_{mV}$	Transconductance	$V_{NONINV}=V_{INV}$ , $V_{VEA}=3.75V$ at $T_A=25^\circ C$	50	70	90	$\mu mho$
$I_{FBPFC-L}$	Maximum Source Current	$V_{FBPFC}=2V$ , $V_{VEA}=1.5V$	40	50		$\mu A$
$I_{FBPFC-H}$	Maximum Sink Current	$V_{FBPFC}=3V$ , $V_{VEA}=6V$		-50	-40	$\mu A$
$I_{BS}$	Input Bias Current		-1		1	$\mu A$
$V_{VEA-H}$	Output High Voltage on $V_{VEA}$		5.8	6.0		V
$V_{VEA-L}$	Output Low Voltage on $V_{VEA}$			0.1	0.4	V
<b>Current Error Amplifier</b>						
$V_{ISENSE}$	Input Voltage Range		-1.5		0.7	V
$A_I$	Open-Loop Gain <sup>(3)</sup>	At $T_A=25^\circ C$	40	50		dB
$G_{mI}$	Transconductance	$V_{NONINV}=V_{INV}$ , $V_{IEA}=3.75V$	75	88	100	$\mu mho$
$V_{OFFSET}$	Input Offset Voltage	$V_{VEA}=0V$ , $I_{AC}$ Open	-10		10	mV
$V_{IEA-H}$	Output High Voltage		6.8	7.4	8.0	V
$V_{IEA-L}$	Output Low Voltage			0.1	0.4	V
$I_L$	Source Current	$V_{ISENSE}=-0.6V$ , $V_{IEA}=1.5V$	35	50		$\mu A$
$I_H$	Sink Current	$V_{ISENSE}=+0.6V$ , $V_{IEA}=4.0V$		-50	-35	$\mu A$
<b>PFC OVP Comparator</b>						
$V_{FBPFC-OVP}$	Over Voltage Protection		2.70	2.75	2.80	V
$\Delta V_{FBPFC-OVP}$	PFC OVP Hysteresis		200	250	300	mV
<b>Low-Power Detect Comparator</b>						
$V_{VEA-OFF}$	VEA Voltage Off OPFC		0.2	0.3	0.4	V
<b>PFC Soft-Start</b>						
$V_{VEA\_CLAMP}$	PFC Soft-Start	$V_{FBPFC} < 2.4V$	2.2	2.8	3.3	V
<b>EN Section</b>						
$V_{EN-H}$	High Voltage Level of $V_{EN}$	$V_{EN}=V_{VREF}$	7.4	7.5	7.6	V
$V_{EN-L}$	Low Voltage Level of $V_{EN}$	$V_{EN}=GND$		0		V
<b>Range</b>						
$V_{VRMS-L}$	RMS AC Voltage Low	When $V_{VRMS}=1.95V$ at $132V_{RMS}$	1.90	1.95	20.00	V
$V_{VRMS-H}$	RMS AC Voltage High	When $V_{VRMS}=2.45V$ at $150V_{RMS}$	2.40	2.45	2.50	V
$V_{VEA-L}$	VEA Low	When $V_{VEA}=1.95V$ at 30% Loading	1.90	1.95	2.00	V
$V_{VEA-H}$	VEA High	When $V_{VEA}=2.45V$ at 40% Loading	2.40	2.45	2.50	V
$I_{TC}$	Source Current from FBPFC		18	20	22	$\mu A$

Continued on the following page...

**Electrical Characteristics** (Continued)Unless otherwise noted;  $V_{DD}=15V$ ,  $T_A=25^\circ C$ ,  $T_A=T_J$ ,  $R_T=27k\Omega$ , and  $C_T=1000pF$ .

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
<b>Gain Modulator</b>						
$I_{AC}$	Input for AC Current	Multiplier Linear Range	0		100	$\mu A$
GAIN	Gain Modulator <sup>(3)(4)</sup>	$I_{AC}=17.67\mu A$ , $V_{VRMS}=1.080V$ $V_{FBPFC}=2.25V$ , at $T_A=25^\circ C$	7.500	9.000	10.500	
		$I_{AC}=20\mu A$ , $V_{VRMS}=1.224V$ $V_{FBPFC}=2.25V$ , at $T_A=25^\circ C$	6.367	7.004	7.704	
		$I_{AC}=25.69\mu A$ , $V_{VRMS}=1.585V$ $V_{FBPFC}=2.25V$ , at $T_A=25^\circ C$	3.801	4.182	4.600	
		$I_{AC}=51.62\mu A$ , $V_{VRMS}=3.169V$ $V_{FBPFC}=2.25V$ , at $T_A=25^\circ C$	0.950	1.045	1.149	
		$I_{AC}=62.23\mu A$ , $V_{VRMS}=3.803V$ $V_{FBPFC}=2.25V$ , at $T_A=25^\circ C$	0.660	0.726	0.798	
BW	Bandwidth	$I_{AC}=40\mu A$		2		kHz
$V_{O(GM)}$	Output Voltage= $5.7k\Omega \times (I_{SENSE}-I_{OFFSET})$	$I_{AC}=20\mu A$ , $V_{RMS}=1.224V$ $V_{FBPFC}=2.25V$ , at $T_A=25^\circ C$	0.710	0.798	0.885	V
<b>PFC <math>I_{LIMIT}</math> Comparator</b>						
$V_{PFC-ILIMIT}$	Peak Current Limit Threshold Voltage Cycle-by-Cycle Limit		-1.25	-1.15	-1.05	V
$\Delta V_{pk}$	PFC $I_{LIMIT}$ -Gain Modulator Output	$I_{AC}=17.67\mu A$ , $V_{VRMS}=1.08V$ $V_{FBPFC}=2.25V$ , at $T_A=25^\circ C$	200			mV
<b>PFC Output Driver</b>						
$V_{GATE-CLAMP}$	Gate Output Clamping Voltage	$V_{DD}=22V$	13	15	17	V
$V_{GATE-L}$	Gate Low Voltage	$V_{DD}=15V$ ; $I_O=100mA$			1.5	V
$V_{GATE-H}$	Gate High Voltage	$V_{DD}=13V$ ; $I_O=100mA$	8			V
$t_R$	Gate Rising Time	$V_{DD}=15V$ ; $C_L=4.7nF$ ; $O/P=2V$ to $9V$	40	70	120	ns
$t_F$	Gate Falling Time	$V_{DD}=15V$ ; $C_L=4.7nF$ ; $O/P=9V$ to $2V$	40	60	110	ns
$D_{PFC-MAX}$	Maximum Duty Cycle	$V_{IEA}<1.2V$	94	97		%
$D_{PFC-MIN}$	Minimum Duty Cycle	$V_{IEA}>4.5V$			0	%
<b>Tri-Fault Detect</b>						
$t_{FBPFC\_OPEN}$	Time to FBPFC Open	$V_{FBPFC}=V_{FBPFC-OVP}$ to FBPFC OPEN, $470pF$ from FBPFC to GND		2	4	ms
$V_{PFC-UVP}$	PFC Feedback Under- Voltage Protection		0.4	0.5	0.6	V

**Notes:**

- This parameter, although guaranteed by design, is not 100% production tested.
- This gain is the maximum gain of modulation with a given  $V_{RMS}$  voltage when  $V_{EA}$  is saturated to high.



## Typical Performance Characteristics




Figure 5.  $I_{DD-OP}$  vs. Temperature




Figure 6.  $V_{DD-OVP}$  vs. Temperature




Figure 7.  $f_{osc}$  vs. Temperature




Figure 8.  $V_{VREF}$  vs. Temperature




Figure 9.  $V_{RMS-UVL}$  vs. Temperature




Figure 10.  $V_{RMS-UVH}$  vs. Temperature




Figure 11.  $V_{FBPF-C-RD}$  vs. Temperature




Figure 12.  $I_{RDY-LEK}$  vs. Temperature

Typical Performance Characteristics (Continued)




Figure 13. V<sub>REF</sub> vs. Temperature




Figure 14. G<sub>mV</sub> vs. Temperature




Figure 15. V<sub>OFFSET</sub> vs. Temperature




Figure 16. G<sub>mI</sub> vs. Temperature




Figure 17. V<sub>FBPFC-OVP</sub> vs. Temperature




Figure 18. I<sub>TC</sub> vs. Temperature




Figure 19. V<sub>O(GM)</sub> vs. Temperature




Figure 20. V<sub>PFC-ILIMIT</sub> vs. Temperature

Typical Performance Characteristics (Continued)




Figure 21. V<sub>GATE-CLAMP</sub> vs. Temperature




Figure 22. V<sub>PFC-UVP</sub> vs. Temperature

## Functional Description

### Oscillator

The internal oscillator frequency of FAN6982 is determined by the timing resistor and capacitor on the RT/CT pin, but note that the optimum operation for FAN6982 is between 50 and 75kHz. The frequency of the internal oscillator is given by:

$$f_{osc} = \frac{1}{0.56 \cdot R_T \cdot C_T + 360C_T} \quad (1)$$

The dead time for the PFC gate drive signal is determined by

$$t_{DEAD} = 360C_T \quad (2)$$

The dead time should be smaller than 2% of switching period to minimize line current distortion around line zero crossing.

### Gain Modulator

Gain modulator is the key block for PFC stage because it provides the reference to the current control error amplifier for the input current shaping, as shown in Figure 23. The output current of gain modulator is a function of  $V_{EA}$ ,  $I_{AC}$  and  $V_{RMS}$ . The gain of the gain modulator is given as a ratio between  $I_{MO}$  and  $I_{AC}$  with a given  $V_{RMS}$  when  $V_{EA}$  is saturated to high. The gain is inversely proportional to  $V_{RMS}^2$ , as shown in Figure 24, to implement line feed-forward. This automatically adjusts the reference of current control error amplifier according to the line voltage such that the input power of PFC converter is not changed with line voltage, as shown in, Figure 25.




Figure 23. Gain Modulator Block




Figure 24. Modulation Gain Characteristics




Figure 25. Line Feed-Forward Operation

To sense the RMS value of the line voltage, an averaging circuit with two poles is typically employed as shown in Figure 23. Notice that the input voltage of PFC is clamped at the peak of the line voltage once PFC stops switching since the junction capacitance of bridge diode is not discharged, as shown in Figure 26.

Therefore, the voltage divider for  $V_{RMS}$  should be designed considering the brownout protection trip point and minimum operation line voltage.




Figure 26.  $V_{RMS}$  According to the PFC Operation

The rectified sinusoidal signal is obtained by the current flowing into the IAC pin. The resistor  $R_{IAC}$  should be large enough to prevent saturation of the gain modulator as:

$$\frac{\sqrt{2}V_{LINE.BO}}{R_{IAC}} \cdot G^{MAX} < 159\mu A \quad (3)$$

where  $V_{LINE.BO}$  is the line voltage that trips brownout protection,  $G^{MAX}$  is the maximum modulator gain when  $V_{RMS}$  is 1.08V, and  $159\mu A$  is the maximum output current of the gain modulator.

### Current-Control of Boost Stage

As shown in Figure 27 the FAN6982 employs two control loops for power factor correction, a current-control loop and a voltage-control loop. The current-control loop shapes inductor current, as shown in Figure 28, based on the reference signal obtained at IAC pin as:

$$I_L \cdot R_{CS1} = I_{MO} \cdot R_M = I_{AC} \cdot G \cdot R_M \quad (4)$$




Figure 27. Gain Modulation Block




Figure 28. Inductor Current Shaping

The current-control feedback loop also has a pulse-by-pulse current limit comparator that forces the PFC switch to turn off if the ISENSE pin voltage drops below -1.15V until the next switching cycle.

### Voltage-Control of Boost Stage

The voltage-control loop regulates PFC output voltage using internal error amplifier such that the FBPFC voltage is same as internal reference of 2.5V.

To improve system efficiency at low AC line voltage and light-load condition, FAN6982 provides adjustable PFC output voltage. As shown in Figure 29, FAN6982 monitors  $V_{EA}$  and  $V_{RMS}$  to adjust the PFC output voltage. When  $V_{EA}$  and  $V_{RMS}$  are lower than thresholds, internal current source of  $20\mu A$  is enabled that flows through  $R_{FB2}$ , increasing the voltage of the FBPFC pin. This causes the PFC output voltage to reduce when  $20\mu A$  is enabled as:

$$V_{OPFC2} = \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \times (2.5 - 20\mu A \times R_{FB2}) \quad (5)$$




Figure 29. Block of Adjustable PFC Output

### Brownout Protection

FAN6982 has a built-in internal brownout protection comparator monitoring the voltage of the VRMS pin. Once the VRMS pin voltage is lower than 1.05V, the PFC stage is shutdown to protect the system from over current. FAN6982 starts up the boost stage once the VRMS voltage increases above 1.9V.

### TriFault Detect™

To improve power supply reliability, reduce system component count, and simplify compliance to UL 1950 safety standards; the FAN6982 includes TriFault Detect technology. This feature monitors FBPFC for certain PFC fault conditions.

In the case of a feedback path failure, the output of the PFC could exceed operating limits. Should FBPFC go too low, or too high, or open; TriFault Detect senses the error and terminates the PFC output drive.

TriFault detect is an entirely internal circuit. It requires no external components to serve its protective function.

### PFC Soft-Start Function

The FAN6982 PFC soft-start function is shown in Figure 30. When bulk voltage is under the 96% of setting voltage;  $V_{EA}$  clamps to 2.8V, the output current of multiplier cuts half, the rectifier line current is limited by current loop, and PFC output rise time increases.

When bulk voltage is over 96%, the clamping function is disabled, and the bulk voltage can be regulated by voltage error amplifier.

There have two advantages with PFC soft-start: one is the MOSFET experience of current is reduced, which can obtain more de-rating with MOSFET current level. The other one is to reduce the overshoot of PFC bulk voltage at the rising time because the charge current becomes small, the bulk voltage can not exceed to setting voltage easily.




Figure 30. PFC Soft-Start

### RDY Function

The FAN6982 RDY function, is shown in Figure 31, is controlled by voltage of FBPF. If the voltage of FBPF is over than 96% of 2.5V, the RDY pin is connected to SGND. If the FBPF is under the 46% of 2.5V, the RDY appears open-drain situation. Usually the capacitor is parallel with the RDY pin to prevent the layout noise.

The PNP transistor can control the AHB LLC or dual-forward controller on the same side or the “op-to” to control the LLC controller on the other side.






Figure 31. RDY Application Circuit



Physical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X145-14M
- E) DRAWING CONFORMS TO ASME Y14.5M-1994
- F) DRAWING FILE NAME: M14AREV13




Figure 32. 14-Pin Small Outline Package (SOIC)






Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:  
<http://www.fairchildsemi.com/packaging/>



**TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- |   |   |   |   |
|---|---|---|---|
| AccuPower™  | F-PFS™  | Power-SPM™  |  <p><b>SYSTEM GENERAL</b><br/>The Power Franchise®</p> <p><b>the power franchise</b></p> <p>TinyBoost™</p> <p>TinyBuck™</p> <p>TinyCalc™</p> <p>TinyLogic®</p> <p>TINYOPTO™</p> <p>TinyPower™</p> <p>TinyPWM™</p> <p>TinyWire™</p> <p>TriFault Detect™</p> <p>TRUECURRENT™*</p> <p>µSerDes™</p>  <p>UHC®</p> <p>Ultra FRFET™</p> <p>UniFET™</p> <p>VCX™</p> <p>VisualMax™</p> <p>XST™</p> |
| Auto-SPM™   | FRFET®  | PowerTrench®  |   |
| Build it Now™   | Global Power Resource™  | PowerXS™  |   |
| CorePLUSTM  | Green FPST™   | Programmable Active Droop™  |   |
| CorePOWER™  | Green FPST™ e-Series™   | QFET®   |   |
| CROSSVOLT™  | Gmax™   | QS™   |   |
| CTL™  | GTO™  | Quiet Series™   |   |
| Current Transfer Logic™   | IntelliMAX™   | RapidConfigure™   |   |
| DEUXPEED®   | ISOPLANAR™  |  ™ |   |
| Dual Cool™  | MegaBuck™   | Saving our world, 1mW/W/kW at a time™   |   |
| EcoSPARK®   | MICROCOUPLER™   | SignalWise™   |   |
| EfficientMax™   | MicroFET™   | SmartMax™   |   |
| ESBCT™  | MicroPak™   | SMART START™  |   |
|  ™ | MicroPak2™  | SPM®  |   |
| Fairchild®  | MillerDrive™  | STEALTH™  |   |
| Fairchild Semiconductor®  | MotionMax™  | SuperFET™   |   |
| FACT Quiet Series™  | Motion-SPM™   | SuperSOT™-3   |   |
| FACT®   | OptoHIT™  | SuperSOT™-6   |   |
| FAST®   | OPTOLOGIC®  | SuperSOT™-8   |   |
| FastvCore™  | OPTOPLANAR®   | SupreMOS®   |   |
| FETBench™   |  ™ | SyncFET™  |   |
| FlashWriter®  | PDP SPM™  | Sync-Lock™  |   |
| FPS™  |   |   |   |

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I49