

REFERENCE DESIGN

IRDCiP2005A-B


International Rectifier • 233 Kansas Street, El Segundo, CA 90245 USA

IRDCiP2005A-B: 500kHz, 60A, Synchronous
Buck Converter Using IR3623+iP2005A

Overview

This reference design is capable of delivering a continuous current of 60A without heatsink (or 80A with heatsink) at an ambient temperature of 45°C and airflow of 300LFM. Fig. 4 - Fig. 13 provide performance graphs, thermal images, and waveforms. Fig. 1 - Fig. 3 are provided to engineers as design references for implementing an IR3623+iP2005A solution.

The components installed on this demoboard were selected based on operating at an input voltage of 12V (+/-10%), a switching frequency of 500kHz (+/-15%), a output voltage of 1.5V. Major changes from these set points may require optimizing the control loop and/or adjusting the values of input/output filters in order to meet the user's specific application requirements. Refer to the iP2005A datasheets User Design Guidelines section and IR3623 datasheet for more information.



IRDCiP2005A-B Recommended Operating Conditions

(refer to the iP2005A datasheet for maximum operating conditions)

Input voltage:	8.5V – 14.5V
Output voltage:	0.8 – 5V
Switching Freq:	500kHz
Output current:	This reference design is capable of delivering a continuous current of 60A without heatsink or (80A with heatsink) at an ambient temperature of 45°C and airflow of 300LFM.

Demoboard Quick Start Guide

Initial Settings:

VOUT is set to 1.5V, but can be adjusted from 0.8V to 5V by changing the values of R11 and R16 according to the following formula:

$$R11 = R16 = (10k * 0.8) / (VOUT - 0.8)$$

The switching frequency is set to 500kHz, but can be adjusted by changing the value of R26. See Fig. 4 for the relationship between R26 and the switching frequency.

Power Up Procedure:

1. Apply input voltage across VIN and PGND.
2. Apply load across VOUT pads and PGND pads.
3. Toggle the SEQ (SW1) and EN (SW2) switches to the ON position.
4. Adjust load to desired level. See recommendations above.

IRDCiP2005A-B

Demoboard Schematic




Fig. 1 Schematic

Quantity	Designator	Type 1	Type 2	Value 1	Value 2	Tolerance	Package	Manufac 1	Manufac title	Distrib 1	Distrib title
28	B1, C34, C36, C38, C40, C42, C51, C52, R10, R12, R14, R16, R20, R21, R22, R36, R45, R47, R8, R8, T1, T2, T3, T4, T5, T6, T7, T9	open	-	-	-	-	-	-	-	-	-
20	C1, C10, C11, C12, C17, C18, C2, C21, C22, C25, C26, C29, C3, C30, C4, C5, C6, C7, C8, C9	capacitor	XTR	10.0uF	16V	10%	1206	TDK	C3216X7R1C10BK	TDK	C3216X7R1C10BK
2	C13, C33	capacitor	XTR	0.100uF	50V	10%	0603	TDK	C1608X7R1H104K	TDK	C1608X7R1H104K
1	C14	capacitor	electrolytic	680uF	16V	20%	SMD	Panasonic	EEV-FK1C681GP	Digilkey	PCE3714CT
8	C15, C16, C19, C20, C23, C24, C27, C28	capacitor	XSR	100uF	6.3V	20%	1210	TDK	C3225X5R0J107M	TDK	C3225X5R0J107M
11	C31, C43, C44, C45, C46, C47, C48, C53, C54, C55, C56	capacitor	XTR	1.00uF	16V	10%	0603	TDK	C1608X7R1C105KT	TDK	C1608X7R1C105KT
2	C32, C41	capacitor	NPO	100pF	50V	5%	0603	Phycomp	0603CC101J9B20	Garrett	0603CC101J9B20
1	C35	capacitor	NPO	27.0pF	50V	5%	0603	KOA	NP00603HTD270J	Garrett	NP00603HTD270J
1	C37	capacitor	XTR	3300pF	50V	10%	0603	KOA	X7R0603HTD332K	Garrett	X7R0603HTD332K
1	C39	capacitor	XTR	820pF	50V	10%	0603	KOA	X7R0603HTD821K	Garrett	X7R0603HTD821K
2	C49, C50	capacitor	XTR	0.470uF	16V	10%	0603	TDK	C1608X7R1C474KT	TDK	C1608X7R1C474KT
1	C57	capacitor	XTR	1500pF	50V	10%	0603	KOA	X7R0603HTD152K	Garrett	X7R0603HTD152K
2	L1, L2	inductor	ferrite	0.5uH	40A	20%	SMT	Inter-technical	SC5022-R50M	Garrett	SC5022-R50M
8	R1, R13, R2, R23, R24, R33, R34, R9	resistor	thick film	10.0K	1/10W	1%	0603	KOA	RK73H1J1002F	Garrett	RK73H1J1002F
3	R11, R15, R46	resistor	thick film	11.3K	1/10W	1%	0603	KOA	RK73H1JLTD1132F	Garrett	RK73H1JLTD1132F
2	R17, R18	resistor	thick film	4.99K	1/10W	1%	0603	KOA	RK73H1JLTD4991F	Garrett	RK73H1JLTD4991F
1	R19	resistor	thick film	0	1/8W	<50m	0605	ROHM	MCR10EZHU000	Future Electronic	MCR10J0000
1	R25	resistor	thick film	30.1K	1/10W	1%	0603	KOA	RK73H1J3012F	Garrett	RK73H1J3012F
1	R26	resistor	thick film	78.7K	1/10W	1%	0603	KOA	RK73H1JLTD7872F	Garrett	RK73H1JLTD7872F
10	R27, R28, R3, R31, R32, R37, R38, R39, R4, R40	resistor	thick film	0	1/10W	1%	0603	KOA	RK73Z1JLTD	Garrett	RK73Z1JLTD
2	R29, R30	resistor	thick film	1.00K	1/10W	1%	0603	KOA	RK73H1J1001F	Garrett	RK73H1J1001F
1	R35	resistor	thick film	0	1/8W	<50m	1206	Panasonic	ERL-8GEV0R800	Digilkey	PD DECT-ND
4	R41, R42, R43, R44	resistor	manganin-foil	0	2W	n/a	2817	Isotek Corp	SMT-R000	Digilkey	PD DECT-ND
1	R5	resistor	thick film	7.50K	1/10W	1%	0603	KOA	RK73H1JLTD7501F	Garrett	RK73H1JLTD7501F
1	R7	resistor	thick film	499	1/10W	1%	0603	KOA	RK73H1JLTD4990F	Garrett	RK73H1JLTD4990F
2	SW1, SW2	switch	slide	SPDT	30VDC	0.2A	pcb mount	E-Switch	EG1218	Digilkey	EG1903-ND
18	TP1, TP2, TP7, TP8, TP9, TP3, TP30, TP4, TP5, TP6, TP7, TP8	hardware	test point	90 mils	112 x 150 mils	-	5016	Keystone	5016	Digilkey	5016
20	TP10, TP11, TP12, TP13, TP14, TP15, TP16, TP17, TP18, TP19, TP20, TP21, TP22, TP23, TP24, TP25, TP26, TP37, TP38, TP9	hardware	test point	60 mils	40 x 105 mils	-	5015	Keystone	5015	Digilkey	5015
2	U1, U2	IC analog	PGA unit	rev e	-	-	Sim x 7.65	IRF	rev e	IRF	rev e
1	U3	IC analog	PWM controller	-0.5 - 16V	-0.5 - 16V	-	40 - 120°C	IRF	IR3623M	IRF	IR3623M

IRDCiP2005A-B

Current Sharing Accuracy

The Accuracy of current sharing is tested by measure the DC voltage across the two inductors at the following operation conditions: $V_{in} = 12V$; $V_{out} = 1.5V$; $I_{out} = 20 - 80A$; $T_A = 25C$; 300LFM airflow. The test results are shown below:

I_{out} (A)	V_{L1} (mV)	V_{L2} (mV)
20	6.5	6.9
40	14	14.7
60	23.3	24.3
80	30.3	31.1

Table 1 Inductor DC voltages at different currents

Demoboard Component Placement




Fig. 2 Top Layer (Face View)




Fig. 3 Bottom Layer (Through View)

Description of Test Points and Connectors

1. Jumpers

Jumper	Pin Name	Description
SW1	EN	Board Enable (switch Up=Off, Down=On) - Vin pin on top
SW2	SEQ	Sequence (switch Up=Off, Down=On) - Vin pin on top

2. Test Points/Connectors

Test Point	Pin Name	Description
T1 / T2	VIN / PGND	Vin supply voltage
TP2 / TP28	VIN / PGND	Vin supply voltage sense
T3 / T5 / T7	VOUT1 / PGND / PGND	Channel 1 Output, connect to DC load
TP35 / TP33	VOUT1 / PGND	Channel 1 Output sense
TP21 / TP37	VSW1 / PGND	Channel 1 switch node / pgnd test points
TP9	EN1	Channel 1 Enable test point
TP11	PWM1	Channel 1 PWM test point
TP19	CC1	Channel 1 error amplifier output
TP25	FB1	Channel 1 error amplifier non-inverting input
T4 / T6 / T9	VOUT2 / PGND / PGND	Channel 2 Output, connect to DC load
TP36 / TP34	VOUT2 / PGND	Channel 2 Output sense
TP22 / TP38	VSW2 / PGND	Channel 2 switch node / PGND test points
TP10	EN2	Channel 2 Enable test point
TP12	PWM2	Channel 2 PWM test point
TP20	CC2	Channel 2 error amplifier output
TP26	FB2	Channel 2 error amplifier non-inverting input
TP7 / TP8	VDD / PGND	iP2005A internal bias voltage test points
TP23	SYNC	External frequency synchronization input
TP17	TRACK1	Channel 1 tracking input, pull-up to Vout3 if not used
TP18	TRACK2	Track2 test point
TP15	PGOOD1	Channel 1 Power good test point
TP16	PGOOD2	Channel 2 Power good test point
TP13	SS1	Channel 1 Soft start test point
TP14	SS2	Channel 2 Soft start test point
TP24	FAULT	Fault monitor test point

3. Test points for Efficiency Measurement

Test Point	Pin Name	Description
TP1 / TP4	+VINS1 / -VOUTS1	Channel 1 Vin sense for efficiency measurement
TP3 / TP4	+VOUTS1 / -VOUTS1	Channel 1 Output sense for efficiency measurement
TP27 / TP6	+VINS2 / -VOUTS2	Channel 2 Vin sense for efficiency measurement
TP5 / TP6	+VOUTS2 / -VOUTS2	Channel 2 Output sense for efficiency measurement




Fig. 4 Relationship between switching frequency and R26




Fig. 5 Power Up Sequence (C1: Vin, C2: EN, C3: Vo)




Fig. 6 Power Down Sequence (C1: Vin, C2: EN, C3: Vo)




Fig. 7 Output Voltage DC Ripple




Fig. 8 Output Voltage DC Ripple




Fig. 9 Load Transient Response (C1: Vout, C2: Iout)




Fig. 10 Bode Plot ($V_{in}=12V$, $V_{out}=1.5V$, $I_{out}=20A$)




Fig. 11 Power Loss




Fig. 12 Efficiency




Fig. 13 Thermal Image

Component	U1	U2	L1	L2
Tc_Max (°C)	96.2	102.6	80.6	81.9

Table 2 iP2005A and Inductor Temperature

Refer to the following application notes for detailed guidelines and suggestions when implementing iPOWIR Technology products:

AN-1043: Stabilize the Buck Converter with Transconductance Amplifier

This paper explains how to design the voltage compensation network for Buck Converters with Transconductance Amplifier. The design methods and equations for Type II and Type III compensation are given.

AN-1028: Recommended Design, Integration and Rework Guidelines for International Rectifier's iPowIR Technology BGA and LGA and Packages

This paper discusses optimization of the layout design for mounting iPowIR BGA and LGA packages on printed circuit boards, accounting for thermal and electrical performance and assembly considerations. Topics discussed includes PCB layout placement, and via interconnect suggestions, as well as soldering, pick and place, reflow, inspection, cleaning and reworking recommendations.

AN-1030: Applying iPOWIR Products in Your Thermal Environment

This paper explains how to use the Power Loss and SOA curves in the data sheet to validate if the operating conditions and thermal environment are within the Safe Operating Area of the iPOWIR product.

AN-1047: Graphical solution for two branch heatsinking Safe Operating Area
Detailed explanation of the dual axis SOA graph and how it is derived.

Use of this design for any application should be fully verified by the customer. International Rectifier cannot guarantee suitability for your applications, and is not liable for any result of usage for such applications including, without limitation, personal or property damage or violation of third party intellectual property rights.

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903