

Advance Technical Information

IXGR55N120A3H1


GenX3[™] 1200V **IGBT w/ Diode**

(Electrically Isolated Tab)


Ultra-Low-Vsat PT IGBTs for up to 3kHz Switching

Symbol	Test Conditions	Maximum Ratings			
V _{ces}	$T_{J} = 25^{\circ}C \text{ to } 150^{\circ}C$	1200	V		
V _{CGR}	$T_{_J}$ = 25°C to 150°C, $R_{_{GE}}$ = 1M Ω	1200	V		
V _{GES}	Continuous	±20	V		
V _{gem}	Transient	±30	V		
I _{C25}	$T_c = 25^{\circ}C$ (Chip Capability)	70	A		
I _{C110}	$T_c = 110^{\circ}C$	30	А		
I _{F110}	$T_c = 110^{\circ}C$	44	А		
I _{см}	$T_c = 25^{\circ}C$, 1ms	330	А		
SSOA	V_{GE} = 15V, T_{VJ} = 125°C, R_{G} = 3 Ω	I _{CM} = 110	A		
(RBSOA)	Clamped Inductive Load	@ 0.8 • V _{CES}			
P _c	$T_c = 25^{\circ}C$	200	W		
Tj		-55 +150	°C		
T _{JM}		150	°C		
T _{stg}		-55 +150	°C		
T	Maximum Lead Temperature for Soldering	300	۵°		
	1.6 mm (0.062 in.) from Case for 10	260	°C		
V _{ISOL}	50/60 Hz, 1 minute	2500	V~		
F _c	Mounting Force	20120/4.527	N/lb.		
Weight		5	g		

Symbol (T _J = 25°C, U	Test Conditions Jnless Otherwise Specified)	Chara Min.	acteristic Values Typ. Max.			
V _{GE(th)}	$I_c = 1mA, V_{CE} = V_{GE}$	3.0		5.0	V	
I _{ces}	$V_{CE} = V_{CES}, V_{GE} = 0V$			25	μA	
	Note 1, T _J = 125°C			1.5	mA	
I _{ges}	$V_{CE} = 0V, V_{GE} = \pm 20V$			±100	nA	
V _{CE(sat)}	I_{c} = 55A, V_{GE} = 15V, Note 2 T_{J} = 125°C		2.20	2.35	V	



ISOPLUS 247™



C = Collector G = Gate E = Emitter

Features

- Silicon Chip on Direct-Copper Bond (DCB) Substrate
- Isolated Mounting Surface
- 2500V~ Electrical Isolation
- Anti-Parallel Ultra Fast Diode
- Optimized for Low Conduction Losses

Advantages


- High Power Density
- Low Gate Drive Requirement

Applications

- Power Inverters
- UPS
- Motor Drives
- SMPS
- PFC Circuits
- Battery Chargers
- Welding Machines
- Lamp Ballasts
- Inrush Current Protection Circuits

	XYS			
Symbol	cteristic	Values Max.		
	Unless Otherwise Specified)	Min.	Тур.	
g _{fs}	$I_{c} = 55A, V_{CE} = 10V, Note 2$	30	45	S
C _{ies}			4340	pF
C _{oes}	$V_{_{CE}} = 25V, V_{_{GE}} = 0V, f = 1 MHz$		300	pF
C _{res}			115	pF
Q _{g(on)}			185	nC
Q _{ge} >	$I_{c} = 55A, V_{GE} = 15V, V_{CE} = 0.5 \bullet V_{CES}$		25	nC
Q _{gc})			75	nC
t _{d(on)}			23	ns
t _{ri}	Inductive load, T _J = 25°C		42	ns
E _{on}	$I_{c} = 55A, V_{GE} = 15V$		5.1	mJ
t _{d(off)}	$V_{CE} = 0.8 \bullet V_{CES}, R_G = 3\Omega$		365	ns
t _{fi}	Note 3		282	ns
E _{off}			13.3	mJ
t _{d(on)}			24	ns
t _{ri}	Inductive load, T _J = 125°C		46	ns
E _{on}	$I_{c} = 55A, V_{GE} = 15V$		9.5	mJ
t _{d(off)}	$V_{CE} = 0.8 \bullet V_{CES}, R_{G} = 3\Omega$		618	ns
t _{fi}	Note 3		635	ns
E _{off}			29.0	mJ
R _{thJC}				0.62 °C/W
R _{thCK}			0.15	°C/W
-				L

IXGR55N120A3H1



.620

780

.150

.220 .170 .520

.620 .065

.800 .170

.244 .190 .540 .640

.080

е

R

Reverse Diode (FRED)

SymbolTest ConditionsChara $(T_j = 25^{\circ}C, Unless Otherwise Specified)Min.$					Values Max.	
V _F		$I_{_{\rm F}}$ = 60A, $V_{_{ m GE}}$ = 0V, Note 2 $T_{_{ m J}}$ = 150°C		1.85 1.90	2.5	V V
t _{rr}	Ĵ	$I_{F} = 60A, V_{GE} = 0V,$		200		ns
I _{RM}	ſ	$-di_{F}/dt = 350A/\mu s, V_{R} = 600V, T_{J} = 100^{\circ}C$		24.6		А
$\mathbf{R}_{_{\mathrm{thJC}}}$					0.42 °C	/W

Notes:

- 1. Part must be heatsunk for high-temp Ices measurement.
- 2. Pulse test, t \leq 300µs, duty cycle, d \leq 2%.
- 3. Switching times & energy losses may increase for higher V_{cF}(Clamp), T_J or R_G.

ADVANCE TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

IXYS Reserves the	Right to C	Change Limits,	Test Conditions,	and Dimensions.

IXYS MOSFETs and IGBTs are covered	//		- / /	- / - / -	-, - ,	6,404,065 B1	- / / -	- , ,		, . ,
by one or more of the following U.S. patents: 4	4,850,072	5,017,508	5,063,307	5,381,025	6,259,123 B1	6,534,343	6,710,405 B2	6,759,692	7,063,975 B2	
	4,881,106	5,034,796	5,187,117	5,486,715	6,306,728 B1	6,583,505	6,710,463	6,771,478 B2	7,071,537	

4 - NO CONNÈCTION NOTE: This drawing will meet all dimensions requirement of JEDEC outline TO-247AD except screw hole.

1 – GATE 2 – DRAIN (COLLECTOR) 3 – SOURCE (EMITTER)

16.13

20.

4.32

6.20 4.83

13.72

16.26

2.03

5.45

19.81

3.81

4.32

13.21 15.75 1.65