


Power MOSFET

PRODUCT SUMMARY	
V _{DS} (V)	500
R _{DS(on)} (Max.) (Ω)	V _{GS} = 10 V 1.40
Q _g (Max.) (nC)	24
Q _{gs} (nC)	6.3
Q _{gd} (nC)	11
Configuration	Single



FEATURES

- Low Gate Charge Q_g Results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective C_{oss} specified
- Lead (Pb)-free Available


RoHS*
COMPLIANT

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High speed power switching

TYPICAL SMPS TOPOLOGIES

- Two Transistor Forward
- Half Bridge and Full Bridge

ORDERING INFORMATION			
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)
Lead (Pb)-free	IRF830ASPbF SiHF830AS-E3	IRF830ASTLPbF ^a SiHF830ASTL-E3 ^a	IRF830ALPbF SiHF830AL-E3
SnPb	IRF830AS SiHF830AS	IRF830ASTRL ^a SiHF830ASTL ^a	IRF830AL SiHF830AL

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T _C = 25 °C, unless otherwise noted				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	500	
Gate-Source Voltage		V _{GS}	± 30	V
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	5.0	A
		T _C = 100 °C	3.2	
Pulsed Drain Current ^{a, e}		I _{DM}	20	
Linear Derating Factor			0.59	W/°C
Single Pulse Avalanche Energy ^{b, e}		E _{AS}	230	mJ
Avalanche Current ^a		I _{AR}	5.0	A
Repetitive Avalanche Energy ^a		E _{AR}	7.4	mJ
Maximum Power Dissipation	T _A = 25 °C	P _D	3.1	W
	T _C = 25 °C		74	
Peak Diode Recovery dV/dt ^{c, e}		dV/dt	5.3	V/ns
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	°C

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Starting T_J = 25 °C, L = 18 mH, R_G = 25 Ω, I_{AS} = 5.0 A (see fig. 12).
- I_{SD} ≤ 5.0 A, dI/dt ≤ 370 A/μs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C.
- 1.6 mm from case.
- Uses SiHF830A data and test conditions.

* Pb containing terminations are not RoHS compliant, exemptions may apply

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient (PCB Mounted, steady-state) ^a	R _{thJA}	-	40	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7	

Note


a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS T_J = 25 °C, unless otherwise noted


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		500	-	-	V	
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA ^d		-	0.60	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		2.0	-	4.5	V	
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 30 V		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 500 V, V _{GS} = 0 V		-	-	25	μA	
		V _{DS} = 400 V, V _{GS} = 0 V, T _J = 125 °C		-	-	250		
Drain-Source On-State Resistance	R _{D(on)}	V _{GS} = 10 V	I _D = 3.0 A ^b	-	-	1.4	Ω	
Forward Transconductance	g _f	V _{DS} = 50 V, I _D = 3.0 A ^d		2.8	-	-	S	
Dynamic								
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5 ^d		-	620	-	pF	
Output Capacitance	C _{oss}			-	93	-		
Reverse Transfer Capacitance	C _{rss}			-	4.3	-		
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	886	-	nC	
			V _{DS} = 400 V, f = 1.0 MHz	-	27	-		
Effective Output Capacitance	C _{oss eff.}		V _{DS} = 0 V to 400 V ^{c, d}	-	39	-		
Total Gate Charge	Q _g	V _{GS} = 10 V	I _D = 5.0 A, V _{DS} = 400 V, see fig. 6 and 13 ^{b, d}	-	-	24	ns	
Gate-Source Charge	Q _{gs}			-	-	6.3		
Gate-Drain Charge	Q _{gd}			-	-	11		
Turn-On Delay Time	t _{d(on)}			-	10	-		
Rise Time	t _r	V _{DD} = 250 V, I _D = 5.0 A, R _G = 14 Ω, R _D = 49 Ω, see fig. 10 ^{b, d}		-	21	-	ns	
Turn-Off Delay Time	t _{d(off)}			-	21	-		
Fall Time	t _f			-	15	-		
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode	I ^D	-	-	5.0	A	
Pulsed Diode Forward Current ^a	I _{SM}		I _s	-	-	20		
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 5.0 A, V _{GS} = 0 V ^b		-	-	1.5	V	
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 5.0 A, dI/dt = 100 A/μs ^{b, d}		-	430	650	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	2.0	3.0	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)						

Notes


- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.
- c. C_{oss eff.} is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80 % V_{DS}.
- d. Uses SiHF830A data and test conditions.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



91062_01

Fig. 1 - Typical Output Characteristics

91062_03

Fig. 3 - Typical Transfer Characteristics

91062_02

Fig. 2 - Typical Output Characteristics

91062_04

Fig. 4 - Normalized On-Resistance vs. Temperature

IRF830AS, IRF830AL, SiHF830AS, SiHF830AL

Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage












Fig. 8 - Maximum Safe Operating Area


Fig. 9 - Maximum Drain Current vs. Case Temperature

Fig. 10a - Switching Time Test Circuit

Fig. 10b - Switching Time Waveforms

Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms



91062_12c Starting T_J , Junction Temperature (°C)

Fig. 12c - Maximum Avalanche Energy vs. Drain Current



91062_12d I_{AV} , Avalanche Current (A)

Fig. 12d - Basic Gate Charge Waveform




Fig. 13a - Maximum Avalanche Energy vs. Drain Current






Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = 5 \text{ V}$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91062.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.