


Vishay Siliconix

COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	400				
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	1.0			
Q _g (Max.) (nC)	38				
Q _{gs} (nC)	5.7				
Q _{gd} (nC)	22				
Configuration	Single				



FEATURES

- Surface Mount
- · Available in Tape and Reel
- · Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- · Fast Switching
- · Ease of Paralleling
- · Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SMD-220 is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION				
Package	SMD-220	SMD-220		
Lead (Pb)-free	IRF730SPbF	IRF730STRLPbFa		
	SiHF730S-E3	SiHF730STL-E3 ^a		
SnPb	IRF730S	IRF730STRL ^a		
	SiHF730S	SiHF730STL ^a		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS	T _C = 25 °C, unless	otherwise	noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	400	V	
Gate-Source Voltage			V_{GS}	± 20	1 V	
Continuous Drain Current	V_{GS} at 10 V T_{C} =	= 25 °C	I _D	5.5	А	
Johnnadas Drain Current	T _C =	100 °C		3.5		
Pulsed Drain Current ^a			I _{DM}	22	1	
Linear Derating Factor				0.59	W/°C	
Linear Derating Factor (PCB Mount)e				0.025		
Single Pulse Avalanche Energy ^b			E _{AS}	290	mJ	
Avalanche Current ^a			I _{AR}	5.5	Α	
Repetitive Avalanche Energy ^a			E _{AR}	7.4	mJ	
Maximum Power Dissipation	T _C = 25 °C		P _D 74 3.1		W	
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C					
Peak Diode Recovery dV/dt ^c			dV/dt	4.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d		7	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD}=50$ V, starting $T_J=25$ °C, L=16 mH, $R_G=25$ Ω , $I_{AS}=5.5$ A (see fig. 12). c. $I_{SD} \leq 5.5$ A, dI/dt ≤ 90 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq 150$ °C.

- e. When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRF730S, SiHF730S

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).


PARAMETER	SYMBOL	TES	TEST CONDITIONS			MAX.	UNIT
Static							•
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	400	-	-	٧	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.54	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	٧
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zava Cata Valtaga Dvain Curvant	1	V _{DS} =	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 320 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125 ^{\circ}\text{C}$		-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 320 V			-	250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.3 A ^b	-	-	1.0	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 50 V, I _D = 3.3 A ^b		2.9	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$		-	700	-	pF
Output Capacitance	C _{oss}			-	170	-	
Reverse Transfer Capacitance	C _{rss}	f = 1	f = 1.0 MHz, see fig. 5		64	-	
Total Gate Charge	Qg			-	-	38	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$I_D = 3.5 \text{ A}, V_{DS} = 320 \text{ V},$ see fig. 6 and 13^b	-	-	5.7	nC
Gate-Drain Charge	Q _{gd}	7	see lig. o and 15	-	-	22	
Turn-On Delay Time	t _{d(on)}			-	10	-	
Rise Time	t _r	V _{DD} -	V _{DD} = 200 V, I _D = 3.5 A,		15	-	ns
Turn-Off Delay Time	t _{d(off)}	$R_G = 12 \Omega$, $R_D = 57 \Omega$, see fig. 10^b		-	38	-	
Fall Time	t _f				14	-	
Internal Drain Inductance	L _D	6 mm (0.25")	Between lead, 6 mm (0.25") from package and center of die contact		4.5	-	n I I
Internal Source Inductance	L _S	, ,			7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET sym showing the	MOSFET symbol showing the		-	5.5	A
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	22	_ ^
Body Diode Voltage	V _{SD}	T _J = 25 °C	$T_J = 25 ^{\circ}\text{C}, I_S = 5.5 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _ 05 °C !	_ 2 E A dl/dt _ 100 A/:h	-	270	530	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = 3.5 \text{A}, dI/dt = 100 \text{A/}\mu\text{s}^b$		-	1.8	2.2	μC

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



 V_{DS} , Drain-to-Source Voltage (volts) Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C





Fig. 3 - Typical Transfer Characteristics



Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91048.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com