PD - 94641B

International
IOR Rectifier

IRF7494

HEXFET® Power MOSFET

Applications
- High frequency DC-DC converters

V_{DSS}	$R_{DS(on)}$ max	I_D
150V	44mΩ@V_{GS} = 10V	5.2A

Benefits
- Low Gate to Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{OSS} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



Top View


SO-8

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	150	V
V_{GS}	Gate-to-Source Voltage	± 20	
I_D @ T_A = 25°C	Continuous Drain Current, V_{GS} @ 10V	5.2	A
I_D @ T_A = 100°C	Continuous Drain Current, V_{GS} @ 10V	3.7	
I_{DM}	Pulsed Drain Current ①	42	
P_D @T_A = 25°C	Maximum Power Dissipation	3.0	W
	Linear Derating Factor	0.02	W/°C
dv/dt	Peak Diode Recovery dv/dt ⑥	3.0	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead	–––	20	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ③	–––	50	

Notes ① through ⑥ are on page 8

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	150	—	—	V	V_{GS} = 0V, I_D = 250µA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.15	—	V/°C	Reference to 25°C, I_D = 1mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	35	44	mΩ	V_{GS} = 10V, I_D = 3.1A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.5	—	4.0	V	V_{DS} = V_{GS}, I_D = 250µA
I_{DSS}	Drain-to-Source Leakage Current	—	—	10	µA	V_{DS} = 120V, V_{GS} = 0V
		—	—	250		V_{DS} = 120V, V_{GS} = 0V, T_J = 125°C
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V_{GS} = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V_{GS} = -20V

Dynamic @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
gfs	Forward Transconductance	12	—	—	S	V_{DS} = 50V, I_D = 5.2A
Q_g	Total Gate Charge	—	36	54		I_D = 3.1A
Q_{gs}	Gate-to-Source Charge	—	7.5	—	nC	V_{DS} = 75V
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	13	—		V_{GS} = 10V ④
$t_{d(on)}$	Turn-On Delay Time	—	15	—		V_{DD} = 75V
t_r	Rise Time	—	13	—		I_D = 3.1A
$t_{d(off)}$	Turn-Off Delay Time	—	36	—	ns	R_G = 6.5Ω
t_f	Fall Time	—	14	—		V_{GS} = 10V ④
C_{iss}	Input Capacitance	—	1750	—		V_{GS} = 0V
C_{oss}	Output Capacitance	—	220	—		V_{DS} = 25V
C_{rss}	Reverse Transfer Capacitance	—	100	—	pF	f = 1.0MHz
C_{oss}	Output Capacitance	—	870	—		V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz
C_{oss}	Output Capacitance	—	120	—		V_{GS} = 0V, V_{DS} = 120V, f = 1.0MHz
C_{oss} eff.	Effective Output Capacitance	—	170	—		V_{GS} = 0V, V_{DS} = 0V to 120V ⑤

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy②	—	370	mJ
I_{AR}	Avalanche Current ①	—	3.1	A

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	2.7	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	42		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	T_J = 25°C, I_S = 3.1A, V_{GS} = 0V ④
t_{rr}	Reverse Recovery Time	—	55	—	ns	T_J = 25°C, I_F = 3.1A, V_{DD} = 25V
Q_{rr}	Reverse Recovery Charge	—	140	—	nC	di/dt = 100A/µs ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance vs. Temperature



Fig 5. Typical Capacitance vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area



Fig 9. Maximum Drain Current vs. Ambient Temperature



Fig 10a. Switching Time Test Circuit



Fig 10b. Switching Time Waveforms



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 12. On-Resistance vs. Drain Current



Fig 13. On-Resistance vs. Gate Voltage



Fig 14a&b. Basic Gate Charge Test Circuit and Waveform



Fig 15a&b. Unclamped Inductive Test circuit and Waveforms



Fig 15c. Maximum Avalanche Energy vs. Drain Current

SO-8 Package Outline

Dimensions are shown in millimeters (inches)



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050 BASIC		1.27 BASIC	
e1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°





NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
5. DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
6. DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
7. DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

FOOTPRINT



SO-8 Part Marking

EXAMPLE: THIS IS AN IRF7101 (MOSFET)



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

SO-8 Tape and Reel

Dimensions are shown in millimeters (inches)



NOTES:
1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

② Starting T_J = 25°C, L = 77mH, R_G = 25Ω, I_{AS} = 3.1A.

③ When mounted on 1 inch square copper board, t ≤ 10 sec.

④ Pulse width ≤ 400µs; duty cycle ≤ 2%.

⑤ C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

⑥ I_{SD} ≤ 3.1A, di/dt ≤ 270A/µs, V_{DD} ≤ $V_{(BR)DSS}$, T_J ≤ 175°C.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.03/08