

Vishay Siliconix


BoHS

COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	600				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	1.2			
Q _g (Max.) (nC)	60				
Q _{gs} (nC)	8.3				
Q _{gd} (nC)	30				
Configuration	Single				

TO-220 FULLPAK



S

FEATURES

- · Isolated Package
- Low Thermal Resistance
- Sink to Lead Creepage Dist. = 4.8 mm
- High Voltage Isolation = 2.5 kV_{BMS} (t = 60 s, f = 60 Hz)
- · Dynamic dV/dt Rating
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFIBC40GPbF
	SiHFIBC40G-E3
SnPb	IRFIBC40G
	SiHFIBC40G

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \text{ °C}$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	600	v	
Gate-Source Voltage			V _{GS}	± 20		
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	I _D	3.5		
		T _C = 100 °C		2.2	A	
Pulsed Drain Current ^a			I _{DM}	14	1	
Linear Derating Factor				0.32	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	500	mJ	
Repetitive Avalanche Currenta			I _{AR}	3.5	A	
Repetitive Avalanche Energy ^a			E _{AR}	4.0	mJ	
Maximum Power Dissipation	T _C = 25 °C		PD	40	W	
Peak Diode Recovery dV/dt ^c			dV/dt	3.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	1	
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 74 mH, R_G = 25 Ω , I_{AS} = 3.5 A (see fig. 12).

c. $I_{SD} \le 6.2$ A, dl/dt ≤ 80 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	65	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	3.1	C/ VV	

PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static						<u> </u>	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$		600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C, I _D = 1 mA	-	0.70	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	-	-	± 100	nA
Zaro Cata Valtaga Drain Current	I _{DSS}	V _{DS} =	V _{DS} = 600 V, V _{GS} = 0 V		-	100	μΑ
Zero Gate Voltage Drain Current		V _{DS} = 480 V	$V_{DS} = 480 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 2.1 A ^b	-	-	1.2	Ω
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 2.1 A		4.9	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5 f = 1.0 MHz		-	1300	-	pF
Output Capacitance	C _{oss}			-	160	-	
Reverse Transfer Capacitance	C _{rss}			-	30	-	
Drain to Sink Capacitance	С			-	12	-	
Total Gate Charge	Qg		V _{GS} = 10 V I _D = 6.2 A, V _{DS} = 360 V, see fig. 6 and 13 ^b	-	-	60	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	8.3	
Gate-Drain Charge	Q _{gd}			-	-	30	
Turn-On Delay Time	t _{d(on)}				13	-	
Rise Time	t _r		: 300 V, I _D = 6.2 A,	-	18	-	1 _
Turn-Off Delay Time	t _{d(off)}	R _G =	$R_{G} = 9.1 \Omega, R_{D} = 47 \Omega,$ see fig. 10 ^b		55	-	- ns
Fall Time	t _f			-	20	-	
Drain-Source Body Diode Characteristic	s	-			-		
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	MOSFET symbol		-	3.5	
Pulsed Diode Forward Currenta	I _{SM}	integral reverse p - n junction diode		-	-	14	A
Body Diode Voltage	V _{SD}	$T_J = 25 \text{ °C}, I_S = 3.5 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 6.2 \text{ A}, dl/dt = 100 \text{ A}/\mu\text{s}^b$		-	470	940	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	4.0	7.9	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn		-on is don	ninated b	v L _s and I	L _D)


Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







Fig. 2 - Typical Output Characteristics, T_C = 150 $^\circ C$






Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage







Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




VISHA

Fig. 7 - Typical Source-Drain Diode Forward Voltage







 R_{D}

D.U.T.

V_{DS})

10 V

Vishay Siliconix

⁺V_{DD}





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms

Document Number: 91182 S-81273-Rev. A, 16-Jun-08

Vishay Siliconix








Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91182.

Document Number: 91182 S-81273-Rev. A, 16-Jun-08



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.