

Vishay Siliconix


RoHS


COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	400				
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.55			
Q _g (Max.) (nC)	39				
Q _{gs} (nC)	10				
Q _{gd} (nC)	19				
Configuration	Single				

TO-220 FULLPAK





N-Channel MOSFET

FEATURES

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30 V V_{GS} Rating
- Isolated Package
- High Voltage Isolation = 2.5 kV_{RMS} (t = 60 s, f = 60 Hz)
- Sink to Lead Creepage Distance = 4.8 mm
- Repetitive Avalanche Rated
- Lead (Pb)-free Available

DESCRIPTION

This new series of low charge Power MOSFETs achieve significantly lower gate charge over conventional MOSFETs. Utilizing advanced Power MOSFETs technology, the device improvements allow for reduced gate drive requirements, faster switching speeds and increased total system savings. These device improvements combined with the proven ruggedness and reliability that are characteristic of Power MOSFETs offer the designer a new standard in power transistors for switching applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware. The moulding compound used provides a high isolation capability and low thermal resistance between the tab and external heatsink.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFI740GLCPbF
	SiHFI740GLC-E3
SnPb	IRFI740GLC
	SiHFI740GLC

ABSOLUTE MAXIMUM RATINGS	_C = 25 °C, un	less otherw	ise noted				
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V _{DS}	400	V		
Gate-Source Voltage			V _{GS}	± 30	v		
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	1_	5.7			
	VGS at 10 V	T _C = 100 °C	ID	3.6	A		
Pulsed Drain Current ^a			I _{DM}	23	1		
Linear Derating Factor				0.32	W/°C		
Single Pulse Avalanche Energy ^b			E _{AS}	310	mJ		
Repetitive Avalanche Current ^a			I _{AR}	5.7	A		
Repetitive Avalanche Energy ^a			E _{AR}	E _{AR} 4.0			
Maximum Power Dissipation	T _C = 25 °C		PD	40	W		
Peak Diode Recovery dV/dt ^c		dV/dt	4.0	V/ns			
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C			
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d			
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in		
				1.1	N · m		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50$ V, starting $T_J = 25$ °C, L = 16 mH, $R_G = 25 \Omega$, $I_{AS} = 5.7$ A (see fig. 12).

c. $I_{SD} \leq$ 10 A, dI/dt \leq 120 A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq$ 150 °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RA	FINGS								
PARAMETER	SYMBOL	TYP		MAX.		UNIT			
Maximum Junction-to-Ambient	R _{thJA}	- 65							
Maximum Junction-to-Case (Drain)	R _{thJC}	- 3.1				°C/W			
SPECIFICATIONS $T_J = 25 \degree C$,	inless otherw	vise noted							
PARAMETER	SYMBOL		T CONDITI	ONS	MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 2	50 μA	400	-	-	v	
V _{DS} Temperature Coefficient	ΔV _{DS} /TJ				-	0.76	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	Reference to 25 °C, $I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$			2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}		$V_{GS} = \pm 20^{\circ}$		-	-	± 100	nA	
6	400	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 320 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125 \text{ °C}$		-	-	25	μΑ		
Zero Gate Voltage Drain Current	I _{DSS}			-	-	250			
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	1	= 3.4 A ^b	-	-	0.55	Ω	
Forward Transconductance	g _{fs}		= 50 V, I _D =		3.0	-	-	S	
Dynamic								1	
Input Capacitance	C _{iss}		<u> </u>		-	1100	-		
Output Capacitance	C _{oss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	190	-	рF		
Reverse Transfer Capacitance	C _{rss}			-	18	-			
Drain to Sink Capacitance	С		f = 1.0 MHz	<u>.</u>	-	12	-	1	
Total Gate Charge	Qg				-	-	39		
Gate-Source Charge	Q _{gs}		0 A, V _{DS} = 320 V, e fig. 6 and 13 ^b	-	-	10	nC		
Gate-Drain Charge	Q _{gd}		see lig. 6 and 15		-	-		19	
Turn-On Delay Time	t _{d(on)}				-	11	-	1	
Rise Time	t _r	$ \begin{array}{l} V_{DD} = 200 \ V, \ I_D = 10 \ A, \\ R_G = 9.1 \Omega, \ R_D = 20 \ \Omega, \\ see \ fig. \ 10^b \end{array} $		-	31	-	- ns		
Turn-Off Delay Time	t _{d(off)}			-	25	-			
Fall Time	t _f		0		-	20	-		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH		
Internal Source Inductance	L _S			-	7.5	-			
Drain-Source Body Diode Characteristic	s	L							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	5.7	•		
Pulsed Diode Forward Currenta	I _{SM}	integral reverse p - n junction diode			-	-	23	A	
Body Diode Voltage	V _{SD}	T_J = 25 °C, I _S = 5.7 A, V _{GS} = 0 V ^b			-	-	2.0	V	
Body Diode Reverse Recovery Time	t _{rr}	- T _J = 25 °C, I _F = 10 A, dl/dt = 100 A/μs ^b		-	380	570	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			-	2.8	4.2	μC		
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time i	s negligible (turn	-on is don	ninated by	Ls and I)	

Notes


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.


www.vishay.com 2





Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage






Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




V_{SD}, Source-to-Drain Voltage (volts) Fig. 7 - Typical Source-Drain Diode Forward Voltage








Vishay Siliconix













Fig. 10b - Switching Time Waveforms









Document Number: 91155 S09-0012-Rev. A, 19-Jan-09





Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix










Fig. 13a - Basic Gate Charge Waveform





Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <u>www.vishay.com/ppg?91155</u>.

Document Number: 91155 S09-0012-Rev. A, 19-Jan-09



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.