


Vishay Siliconix


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	90	900			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	3.7			
Q _g (Max.) (nC)	78	1			
Q _{gs} (nC)	10	10			
Q _{gd} (nC)	42	42			
Configuration	Sing	Single			



FEATURES

· Isolated Package





COMPLIANT

- Sink to Lead Creepage Distance = 4.8 mm
- · Dynamic dV/dt Rating
- · Low Thermal Resistance
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION			
Package	TO-220 FULLPAK		
Lead (Pb)-free	IRFIBF30GPbF		
Lead (PD)-liee	SiHFIBF30G-E3		
SnPb	IRFIBF30G		
SILL	SiHFIBF30G		

ABSOLUTE MAXIMUM RATINGS \top	$_{\rm C}$ = 25 °C, unless oth			•
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V _{DS}	900	V	
Gate-Source Voltage	V_{GS}	± 20	7 v	
Continuous Drain Current	V_{GS} at 10 V $T_{C} = 25$		1.9	
	$T_C = 100$	°C I _D	1.2	Α
Pulsed Drain Current ^a	I _{DM}	7.6	1	
Linear Derating Factor		0.28	W/°C	
Single Pulse Avalanche Energy ^b	E _{AS}	220	mJ	
Repetitive Avalanche Currenta	I _{AR}	1.9	Α	
Repetitive Avalanche Energy ^a		E _{AR}	3.5	mJ
Maximum Power Dissipation	T _C = 25 °C	P _D	35	W
Peak Diode Recovery dV/dtc	dV/dt	1.5	V/ns	
Operating Junction and Storage Temperature Rang	T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in
	0-32 Of IVIS SCIEW		1.1	N⋅m

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 50 V, starting T_J = 25 °C, L = 115 mH, R_G = 25 Ω , I_{AS} = 1.9 A (see fig. 12). c. $I_{SD} \le 3.6$ A, $dI/dt \le 70$ A/ μ s, $V_{DD} \le 600$, $T_J \le 150$ °C.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFIBF30G, SiHFIBF30G

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	65	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	=	3.6	C/VV	

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	900	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA		-	1.1	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zana Cata Valtana Dania Commut		V _{DS} = 900 V, V _{GS} = 0 V		-	-	100	μА
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 720 V	V _{DS} = 720 V, V _{GS} = 0 V, T _J = 125 °C		-	500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 1.1 A ^b	-	-	3.7	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 1.1 A ^b	1.7	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. 5}$		-	1200	-	
Output Capacitance	C _{oss}			-	320	-	
Reverse Transfer Capacitance	C _{rss}			-	200	-	pF
Drain to Sink Capacitance	С			-	12	-	
Total Gate Charge	Qg	V _{GS} = 10 V	I _D = 3.6 A, V _{DS} = 360 V, see fig. 6 and 13 ^b	-	-	78	nC
Gate-Source Charge	Q_{gs}			-	-	10	
Gate-Drain Charge	Q_{gd}	1		-	-	42	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 450 V, I_{D} = 3.6 A, R_{G} = 12 Ω , R_{D} = 120 Ω , see fig. 10 ^b		-	14	-	- ns
Rise Time	t _r			-	25	-	
Turn-Off Delay Time	t _{d(off)}			-	90	-	
Fall Time	t _f			-	30	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	-11
Internal Source Inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	1.9	- A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	7.6	
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 1.9 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.8	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 3.6 A, dl/dt = 100 A/μs ^b		-	430	650	ns
Body Diode Reverse Recovery Charge	Q_{rr}			-	1.4	2.1	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D				_D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFIBF30G, SiHFIBF30G

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* V_{GS} = 5 V for logic level devices

Fig.14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91186.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com