


Vishay Siliconix

COMPLIANT

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	100			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 5 V	0.54		
Q _g (Max.) (nC)	6.1			
Q _{gs} (nC)	2.6			
Q _{gd} (nC)	3.3			
Configuration	Single			



FEATURES

- · Surface Mount
- · Available in Tape and Reel
- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- · Logic-Level Gate Drive
- R_{DS(on)} Specified at V_{GS} = 4 V and 5 V
- 175 °C Operating Temperature
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)			
Lead (Pb)-free	IRL510SPbF	IRL510STRLPbF ^a			
	SiHL510S-E3	SiHL510STL-E3a			
SnPb	IRL510S	IRL510STRL ^a			
	SiHL510S	SiHL510STL ^a			

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, u	nless otherw	rise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	100	V	
Gate-Source Voltage			V_{GS}	± 10] v	
Continuous Drain Current	V _{GS} at 5 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	I_	5.6	А	
	VGS at 5 V	$T_C = 100 ^{\circ}C$	I _D	4.0		
Pulsed Drain Current ^a			I _{DM}	18		
Linear Derating Factor				0.29	W/°C	
Linear Derating Factor (PCB Mount) ^e				0.025		
Single Pulse Avalanche Energy ^b			E _{AS}	100	mJ	
Avalanche Current ^a			I _{AR}	5.6	А	
Repetiitive Avalanche Energya			E _{AR}	4.3	mJ	
Maximum Power Dissipation	T _C =	: 25 °C	В	43	W	
Maximum Power Dissipation (PCB Mount)e	T _A =	= 25 °C P _D		3.7	7 vv	
Peak Diode Recovery dV/dt ^c		dV/dt	5.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	°C		
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d	1	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD}=25$ V, starting $T_J=25$ °C, L = 4.8 mH, $R_G=25$ Ω , $I_{AS}=5.6$ A (see fig. 12). c. $I_{SD}\leq 5.6$ A, $dI/dt\leq 75$ A/ μ s, $V_{DD}\leq V_{DS}$, $T_J\leq 175$ °C. d. 1.6 mm from case.

- When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRL510S, SiHL510S

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	3.5		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT		
Static								
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	100	-	-	V		
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	-	0.12	-	V/°C		
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 10 V		-	± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =	V _{DS} = 100 V, V _{GS} = 0 V		-	25		
		V _{DS} = 80 V	, V _{GS} = 0 V, T _J = 150 °C	-	-	250	- μΑ	
	Б	V _{GS} = 5 V	I _D = 3.4 A ^b	-	-	0.54		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 4 V	I _D = 2.8 A ^b	-	-	0.76	Ω	
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 3.4 A ^b		1.9	-	-	S	
Dynamic								
Input Capacitance	C _{iss}		V _{GS} = 0 V,		250	-	pF	
Output Capacitance	C _{oss}	$V_{DS} = 25 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. 5}$		-	80	-		
Reverse Transfer Capacitance	C _{rss}			-	15	-		
Total Gate Charge	Qg			-	-	6.1	nC	
Gate-Source Charge	Q _{gs}	$V_{GS} = 5 V$	$I_D = 5.6 \text{ A}, V_{DS} = 80 \text{ V},$ see fig. 6 and 13 ^b	-	-	2.6		
Gate-Drain Charge	Q_{gd}		goo ngi o ana 10	-	-	3.3		
Turn-On Delay Time	t _{d(on)}			-	9.3	-		
Rise Time	t _r	V_{DD} = 50 V, I_D = 5.6 A, R_G = 12 Ω , R_D = 8.4 Ω , see fig. 10 ^b		-	47	-	ns ns	
Turn-Off Delay Time	t _{d(off)}			-	16	-		
Fall Time	t _f			-	18	-		
Internal Drain Inductance	L _D		Between lead, 6 mm (0.25") from		4.5	-	nH	
Internal Source Inductance	L _S	package and center of die contact		-	7.5	-	11111	
Drain-Source Body Diode Characteristic	s							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	5.6	- A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	18		
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 5.6 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	2.5	V	
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 5.6 A, dl/dt = 100 A/μs ^b		-	110	130	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.50	0.65	μC	
Forward Turn-On Time	t _{on}	Intrinsic to	-on is don	ninated by	y L _S and I	L _D)		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 175$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit






Fig. 10b - Switching Time Waveforms



 $t_1, Rectangular\ Pulse\ Duration\ (seconds)$ Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix










Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?90380.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com