TOSHIBA Bi- CMOS Integrated Circuit Silicon Monolithic

## TB6572AFG

## 3-Phase Full-Wave Brushless Motor Controller

Featuring Speed Control and Sine Wave PWM Drive

The TB6572AFG is a 3 -phase full-wave brushless motor controller IC that employs a sine wave PWM drive mechanism with a speed control function.

Sine wave current driving with 2-phase modulation enables the IC to drive a motor with high efficiency and low noise.

It also incorporates a speed control circuit that can vary the motor speed using to an external clock.

## Features



Weight: 0.50 g (typ.)

- Sine wave PWM drive
- 2-phase modulation with low switching loss
- Triangular wave generator
- Dead time function
- External clock input
- Speed discrimination +PLL speed control circuit
- Ready circuit output
- FG amplifier
- Automatic lead angle correction
- Forward/stop/reverse/brake functions
- Current limiter
- Lock protection

This product has a MOS structure and is sensitive to electrostatic discharge. When handling this product, ensure that the environment is protected against electrostatic discharge by using an earth strap, a conductive mat and an ionizer. Ensure also that the ambient temperature and relative humidity are maintained at reasonable levels.

Pin with low withstand voltage: pin 33
Do not insert devices in the wrong orientation or incorrectly. Otherwise, it may cause the device breakdown, damage and/or deterioration.

The TB6572AFG is a RoHS-compatible.
About solderability, following conditions were confirmed:

- Solderability
(1) Use of Sn-37Pb solder Bath
- solder bath temperature $=230^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux
(2) Use of $\mathrm{Sn}-3.0 \mathrm{Ag}-0.5 \mathrm{Cu}$ solder Bath
- solder bath temperature $=245^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux

Block Diagram


## Pin Functions

| Pin No. | Name | Pin Functions | Remarks |
| :---: | :---: | :---: | :---: |
| 1 | HB+ | Phase-B hall signal input + pin | Input the positive phase-B Hall device signal. |
| 2 | HB- | Phase-B hall signal input - pin | Input the negative phase-B Hall device signal. |
| 3 | HC+ | Phase-C hall signal input + pin | Input the positive phase-C Hall device signal. |
| 4 | $\mathrm{HC}-$ | Phase-C hall signal input - pin | Input the negative phase-C Hall device signal. |
| 5 | FGin+ | FG amplifier input + pin | FG signal input |
| 6 | FGin- | FG amplifier input - pin | FG signal input |
| 7 | FGo | FG amplifier output pin |  |
| 8 | CW/CCW | Forward/reverse switching pin | Pull-up resistor: $50 \mathrm{k} \Omega$ (typ.),H: Reverse/L: Forward |
| 9 | BRAKE | Brake | Pull-up resistor: 50 k $\Omega$ (typ.), L for braking (all-phase ON for lower circuit) |
| 10 | START | Start | Pull-up resistor: $50 \mathrm{k} \Omega$ (typ.), L for start, H for standby |
| 11 | Fref | External clock input | Pull-up resistor: $50 \mathrm{k} \Omega$ (typ.) |
| 12 | FGS | FG hysteresis comparator output pin | Open collector output, $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}(\mathrm{max})$ |
| 13 | Ready | Ready output pin | Open collector output Within $\pm 6 \%$ : L, Otherwise: High impedance |
| 14 | SEL1 | Gain Select 1 | Selectable from four values. 25-k pull-up resistor (typ.) |
| 15 | SEL2 | Gain Select 2 | Selectable from four values. 25-k d pull-up resistor (typ.) |
| 16 | LP1 | For LPF | PLL form an external clock |
| 17 | VCO-R | Resistor pin for VCO | A resistor should be added between this pin and ground. |
| 18 | VCO-C | Capacitor pin for VCO | A capacitor should be added between this pin and ground. |
| 19 | S-GND | Ground pin |  |
| 20 | INTEG-out | Integral amp output |  |
| 21 | INTEG-in | Integral amp input | Negative pin |
| 22 | D-out | Speed discriminator deviation output |  |
| 23 | P-out | Phase deviation output |  |
| 24 | Td1 | Frequency setting pin 1 for internal reference clock | Connect external CR to generate a reference clock. |
| 25 | Td2 | Frequency setting pin 2 for internal reference clock | Connect external CR to generate a reference clock. |
| 26 | L1 | Lead angle correction circuit | Connect an external capacitor. |
| 27 | L2 | Lead angle correction circuit | Connect an external resistor for adjusting the correction gain. |
| 28 | L3 | Lead angle correction circuit | Connect an external resistor for adjusting the correction gain. |
| 29 | L4 | Lead angle correction circuit | Connect an external capacitor |
| 30 | CLd | Oscillation pin for lock protection circuit | A capacitor should be added between this pin and ground |
| 31 | VDD | Internal logic power supply pin | 5-V output. A capacitor should be added between this pin and ground. |
| 32 | P-GND | Ground pin |  |
| 33 | Vref2 | 8-V reference power supply | 8-V output. A capacitor should be added between this pin and ground. |
| 34 | Vref1 | 5-V reference power supply | 5-V output. A capacitor should be added between this pin and ground. |
| 35 | Vref1-R | 5-V reference power supply | A resistor should be added between VCC and Vref1-R. |
| 36 | VCC | Voltage input pin for control power supply | $\mathrm{V}_{\text {CC }}$ (opr.) $=10$ to 28 V |
| 37 | CP2 | Charge pump pin | For generating upper N -ch FET gate voltage |


| Pin No. | Name | Pin Functions | Remarks |
| :---: | :---: | :--- | :--- |
| 38 | CP1 | Charge pump pin | For generating upper N-ch FET gate voltage |
| 39 | CP3 | Charge pump pin | For generating upper N-ch FET gate voltage |
| 40 | Idc2 | Input pin for output current detection signal | GND sense pin |
| 41 | Idc1 | Input pin for output current detection signal | Gate block operation when 0.25 V (typ.) or higher |
| 42 | LA (U) | Phase-A energization signal output (U1) | For source driving for phase-A output FET gate (upper N-ch) |
| 43 | OUT-A | Phase-A motor pin |  |
| 44 | LA (L) | Phase-A energization signal output (L) | For phase-A output FET gate (lower N-ch) |
| 45 | LB (U) | Phase-B energization signal output (U) | For phase-B output FET gate (upper N-ch) |
| 46 | OUT-B | Phase-B motor pin |  |
| 47 | LB (L) | Phase-B energization signal output (L) | For phase-B output FET gate (lower N-ch) |
| 48 | LC (U) | Phase-C energization signal output (U) | For source driving for phase-C output FET gate (upper N-ch) |
| 49 | OUT-C | Phase-C motor pin |  |
| 50 | LC (L) | Phase-C energization signal output (L) | For phase-C output FET gate (lower N-ch) |
| 51 | HA+ | Phase-A hall signal input + pin | Input the positive phase-A Hall device signal. |
| 52 | HA- | Phase-A hall signal input - pin | Input the negative phase-A Hall device signal. |

## Pin Layout


*: Device destruction caused by electrical shorts between adjacent pins
If pins 36 and 37 , pins 37 and 38 , or pins 39 and 40 are shorted together, the device may be permanently damaged, causing excessive current to flow, and consequently, smoke may result. To prevent overcurrent conditions or excessive current in case of an IC failure, an appropriate power supply fuse should be used. To minimize its effect, its capacitance and fusing time need to be adjusted.

Absolute Maximum Ratings ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 30 (Note 1) | V |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | 5.5 (Note 2) | V |
| Output voltage | Vout | 5.5 (Note 3) | V |
|  |  | 30 (Note 4) |  |
|  |  | 40 (Note 5) |  |
| Output current | Vout | 10 (Note 6) | mA |
|  |  | 20 (Note 7) |  |
|  |  | 25 (Note 8) |  |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.3 (Note 9) | W |
| Operating temperature | Topr | -30 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note 1: $V_{C C}$
Note 2: CW/CCW, START, BRAKE, Idc2, Fref, SEL1, SEL2,
Note 3: Ready, FGS
Note 4: OUT-A, OUT-B, OUT-C
Note 5: LA (U), LB (U), LC (U)
Note 6: $\quad$ Source current capability for LA (U), LB (U), LC (U), LA(L), LB(L), LC (L)
Note 7: $\quad$ Sink current capability for LA (U), LB (U), LC (U), LA(L), LB(L), LC (L)
Note 8: $V_{\text {ref1 }}$
Note 9: When mounted on the board
(glass epoxy, $50 \mathrm{~mm} \times 50 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, copper foil $36 \%$, thickness $=18 \mu \mathrm{~m}$, single-sided)
The absolute maximum ratings are the limits that must not be exceeded, even for a moment, under worst possible conditions.

Exceeding the ratings may cause device breakdown, damage or deterioration, and may also lead to breakdown, damage or deterioration in other devices. This possibility should be fully considered in the design of the board.

The TB6572AFG should be operated within the specified operating range.

## Operating Conditions ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 10 to 28 | V |
| External clock frequency | Fref | 200 to 4000 | Hz |

*: The maximum Fref value should be no greater than four times the minimum Fref value.

## Functional Description

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 1. Sine Wave PWM Drive

<Energization Switching >
Upon start-up, the TB6572AFG drives the motor with square waves for $120^{\circ}$ energization using phase detection signals (hall device signals).
If the frequency ( f ) of the position detection signal (hall device signal) for a single phase exceeds the specified value ( $\mathrm{f}_{\mathrm{H}}$ ), the TB6572AFG switches to $180^{\circ}$ energization.

The following formula determines: $\mathrm{f}_{\mathrm{H}}=\mathrm{f}_{\mathrm{x} 1} \div\left(2^{10} \times 32 \times 6\right)$
$\mathrm{f}_{\mathrm{x} 1}$ : The system clock frequency $\left(\mathrm{f}_{\mathrm{x} 1}\right)$ is obtained by multiplying the external clock frequency ( $\mathrm{f}_{\mathrm{ref}}$ ).
$\mathrm{f}_{\mathrm{x}} 1=4 \times 1024 \times \mathrm{fref}$
Thus, a transition from $120^{\circ}$ energization to $180^{\circ}$ energization occurs according to the external clock frequency.

## Mode Table

| Rotation State | Drive Mode |
| :---: | :--- |
| $\mathrm{f}_{\mathrm{H}}>\mathrm{f}$ | Square wave drive $\left(120^{\circ}{ }^{\circ}\right.$ energization $)$ |
| $\mathrm{f}_{\mathrm{H}}<\mathrm{f}$ | Sine wave PWM drive $\left(180^{\circ}\right.$ energization $)$ |

## < Operation Flow >



The TB6572AFG uses position detection signals to create modulation waveforms, which it compares with triangular waves to generate sine wave PWM signals.
It counts the time between zero-crossing points for the three position detection signals (electrical angle: $60^{\circ}$ ) and uses the time as data for the next $60^{\circ}$ phase of the modulation waveforms.
A $60^{\circ}$ phase part of a modulation waveform consists of 32 data items. The time width for a single data item in a $60^{\circ}$ phase part is $1 / 32$ of that for the preceding $60^{\circ}$ phase part. The modulation waveform proceeds with that width.


In the above chart, the time between HA rising and HC falling is marked (1). The modulation waveform within the (1)' period proceeds with a width that is $1 / 32$ of (1). In the same way, the waveform within the (2)' period proceeds with $1 / 32$ of (2), which is the time between HC falling and HB rising.
If next zero-crossing does not take place appear after 32 data items, the next 32 data items proceed with the same time width until next zero-crossing occurs.


Timing charts may be simplified for explanatory purposes.

In addition, the TB6572AFG performs phase alignment with the modulation waveforms at each zero-crossing in the position detection signals.
For every $60^{\circ}$ of electrical angle, it synchronizes with the rising and falling edges of the position detection signals (Hall amplifier output signals), thus resetting the modulation waveforms.
If zero-crossing timing is shifted in position detection signals, causing next zero-crossing to occur before 32 data items are reached for the $60^{\circ}$ phase, the data is reset and data for the next $60^{\circ}$ phase is started. In that case, the modulation waveforms become discontinuous at a reset.


## Operating Waveforms for Sine wave PWM Drive



Timing charts may be simplified for explanatory purposes.

## Timing Charts



* HA, HB, HC: Hall amplifier outputs

Timing charts may be simplified for explanatory purposes.

## 2. Generating an Internal Reference Clock

The TB6572AFG uses external C and R to generate a reference clock internally.
It uses the reference clock to generate triangular waves, which determine the carrier frequency, and set a dead time.
The clock also functions as a reference clock for the charge pump (booster) and lead angle circuit ADC.

## 3. Generating Triangular Waves

The TB6572AFG compares the modulation waveforms with triangular waves to generate PWM signals. The carrier frequency for PWM control depends on the frequency of the triangular waves.
The triangular waves are switched according to the internal reference clock frequency.
The following formula obtains the PWM frequency, where $f_{x} 2$ is the internal reference clock frequency: PWM frequency $f_{p w m}=f_{x} 2 / 252$ ( $=$ triangular wave frequency)
For example: When $\mathrm{f}_{\mathrm{x} 2}=5 \mathrm{MHz}:$ fpwm $=19.8 \mathrm{kHz}$
When $\mathrm{f}_{\mathrm{x} 2}=4 \mathrm{MHz}: \mathrm{f}_{\mathrm{pwm}}=15.8 \mathrm{kHz}$
When $\mathrm{f}_{\mathrm{x} 2}=3 \mathrm{MHz}: \mathrm{f}_{\mathrm{pwm}}=11.9 \mathrm{kHz}$

## 4. Dead time Setup Circuit

To apply PWM control with synchronous regeneration for output FETs, the TB6572AFG sets a dead time for energization signal outputs, thus preventing the upper and lower output power FETs from turning on simultaneously.
It uses the internal reference clock, generated from external CR, to set a dead time.

## Dead Time



The following formula obtains the dead time, where $\mathrm{f}_{\mathrm{x} 2}$ is the internal reference clock frequency:
Dead time td $=\left(1 / f_{\mathrm{x} 2}\right) \times 4$
For example: When $\mathrm{f}_{\mathrm{x} 2}=5 \mathrm{MHz}: \operatorname{td}=1.2 \mu \mathrm{~s}$

$$
\text { When } \mathrm{f}_{\mathrm{x} 2}=4 \mathrm{MHz}: \operatorname{td}=1.5 \mu \mathrm{~s}
$$

$$
\text { When } \mathrm{f}_{\mathrm{x} 2}=3 \mathrm{MHz}: \operatorname{td}=2.0 \mu \mathrm{~s}
$$

## 5. Charge Pump

The TB6572AFG incorporates a charge pump to drive two N-ch FETs in the external output FET configuration, in particular, to generate the gate voltage for the upper N-ch FET.
The booster voltage is $\mathrm{V}_{\mathrm{CC}}=8 \mathrm{~V}$ and the upper gate drive voltage is $\mathrm{V}_{\mathrm{CC}}=7.75 \mathrm{~V}$.
The charge pump boosts the voltage using a frequency that is $1 / 16$ of the internal reference clock frequency, $\mathrm{f}_{\mathrm{x} 2}\left(250 \mathrm{kHz}\right.$ when $\left.\mathrm{f}_{\mathrm{x} 2}=4 \mathrm{MHz}\right)$.

## 6. Motor Output Pins

During PWM operation, the source voltage for the upper external N-ch FET swings between GND and Vm. $V_{G S}$ for the Nch-FET is clamped so that it does not exceed $\mathrm{VGS}_{\mathrm{GS}}(\max )=20 \mathrm{~V}$.

## 7. External FET Gate Drive Output

Impedance must be reduced when FETs are driven. To control impedance, source and sink outputs are configured as shown at right. Resistors are incorporated to control source and sink outputs of FETs, and each resistor value is shown below.

Incorporated resistors
Source for upper FET: RU1 = $1 \mathrm{k} \Omega$ (typ.)
Sink for upper FET: RU $2=100 \Omega$ (typ.)
Source for lower FET: RL1 $=1 \mathrm{k} \Omega$ (typ.)
Sink for lower FET: RL2 = $100 \Omega$ (typ.)


- The TB6572AFG uses a speed discriminator and PLL to control speed.
- The maximum Fref value should be no greater than four times the minimum Fref value.
- The speed discriminator has two counter stages, each of which alternately counts a single period of the FG signal. The resulting difference signal is output as two signals (accelerate and decelerate triggers).
- The PLL counts the phase difference between the $1 / 2 \mathrm{FG}$ signal and reference signal. The resulting difference signal is output as two signals (accelerate and decelerate triggers). The phase difference is assumed to be zero when the FG frequency is outside the lock range ( $\pm 6 \%$ of the specified value).
- FG frequency = speed control clock/speed discriminator $\rightarrow$ Speed control clock $=$ FG frequency $\times$ speed discriminator

FG frequency $=200$ to 4000 k , speed discriminator $=1024$
Speed control clock $=0.2048$ to 4.096 MHz
System clock $=$ speed control clock $\times 4=0.8192$ to 16.38 MHz

- When the Fref input is open, the output is turned off.
- Note that a sudden variation in rotation speed may cause a motor current to be regenerated into the power supply, resulting in the rise of the motor voltage.
*: The internal system clock is generated by the on-chip PLL from an external clock. The system clock frequency may saturate, depending on the external LPF and VCO constants. The speed discriminator compares the reference frequency derived from the system clock against the FG frequency. If the system clock frequency saturates, the system clock is not synchronized to the FG signal. (Instead, the system clock is synchronized with the reference frequency.) At this time, the READY signal remains Low. The LPF and VCO constants should be optimized.


### 8.1 Gain Control Circuitry

The gain control circuitry dynamically selects the gain of the speed discriminator, based on the rpm command (i.e., Fref frequency). The gain control circuitry is designed to change the peak voltage of the deviation signal from the speed discriminator, based on the Fref frequency.


The VCO input voltage (LP1 voltage) is a function of the frequency of the input clock (Fref), as shown below. The peak voltage of the DOUT signal is divided by a factor that is selected by the SEL1 and SEL2 inputs.

The thresholds for the eight analog switches are given below.

| Threshold Voltage (typ.) |  | Analog Switch |
| :---: | :---: | :---: |
| V1 | 0.357 V | 0 to V1: S1 ON |
| V2 | 0.714 V | V1 to V2: S2 ON |
| V3 | 1.071 V | V2 to V3: S3 ON |
| V4 | 1.429 V | V3 to V4: S4 ON |
| V5 | 1.786 V | V4 to V5: S5 ON |
| V6 | 2.143 V | V5 to V6: S6 ON |
| V7 | 2.5 V | V6 to V7: S7 ON |
|  |  | V7 to 5V: S8 ON |



Each threshold point has a hysteresis of 20 mV .
The Dout resolution is selected by SEL1 and SEL2, as shown below.

| SEL1 | SEL2 | Selector Output | Resolution |
| :---: | :---: | :--- | :---: |
| H | H | S8 (max amplitude) | Output |
| H | L | S8/S4 | $1 / 2$ |
| L | H | S8/S6/S4/S2 | $1 / 4$ |
| L | L | S8 to S1 | $1 / 8$ |

The SEL1 and SEL2 inputs have a $25-\mathrm{k} \Omega$ pull-up resistor. These inputs are held high when undriven.

### 8.2 Control Amplifier



- The voltage integrated in the charge pump is input to the control amplifier.

The input is placed in high-impedance state because it is a P-ch gate.
The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

- The control amplifier circuit has an offset of 0.45 V (typ.). If the INTEG-out pin voltage exceeds the offset value, the energization signal outputs become active. It incorporates a clamp circuit that saturates the PWM duty ratio for the energization signal outputs when the INTEG-out pin voltage becomes 2.85 V (typ.).

- The PWM duty ratio indicates the value at the peak of the modulation waveform. A duty ratio of $100 \%$ indicates that the peak value coincides with the peak of the triangular wave.



### 8.3 FG Amplifier/Hysteresis Comparator



- The FG amplifier supports pattern FG and incorporates an internal reference voltage of 2.5 V . Entering a sine wave of 50 mV pp or greater results in a signal multiplied by the gain being output. The open loop gain is $45 \mathrm{~dB}(\mathrm{~min})$ (design target value).
- The FG amplifier is followed by a hysteresis comparator, which compares the FG output and delivers it to the FGS.
The comparator has a single-side hysteresis of 250 mV for the 2.5 V reference voltage. The square wave signal output from the FGS enters the internal counter.
The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.
- The FGO output dynamic range is as follows:

$$
1.0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{ref}}-\mathrm{V} \text { at } \mathrm{IFGO}= \pm 200 \mu \mathrm{~A}
$$



- The FGS has an open-collector output. Connect a pull-up resistor considering the following characteristics.
The input current is 1 mA (max).
VFGS $=0.7 \mathrm{~V}(\max )$ at $\mathrm{IFGS}=1 \mathrm{~mA}$
- The FG comparator has a $1-\mu$ s filter to improve the noise immunity of FGO at the falling edge of FGS.


## 9. Hall Amplifier

- The Hall amplifier accepts Hall device output signals. If input signals contain noise, connect a capacitor between inputs.
- The common-mode input voltage range is: $\mathrm{VCMRH}=0.5$ to 3.4 V . The Hall amplifier has an input hysteresis of $\pm 16 \mathrm{mV}$ (typ).
- The Hall amplifier converts Hall device signals into square waves, which then enter the internal logic.
- Outputs from the Hall amplifier are pulled up with resistors. If positive/negative inputs are open, the output is recognized as high. If the Hall amplifier outputs are $\mathrm{H}: \mathrm{H}: \mathrm{H}$ or $\mathrm{L}: \mathrm{L}: \mathrm{L}$, the energization outputs are as follows:
$\mathrm{LA}(\mathrm{U})=\mathrm{LB}(\mathrm{U})=\mathrm{LC}(\mathrm{U})=\mathrm{L}$ and $\mathrm{LA}(\mathrm{L})=\mathrm{LB}(\mathrm{L})=\mathrm{LC}(\mathrm{L})=\mathrm{L}$.


## 10. Ready Circuit

- The Ready circuit indicates the motor rotation speed state using two states (L and HZ) of an open-collector output.
When the motor is rotating, the circuit counts FG signals and outputs the following states according to whether the frequency is within or outside $\pm 6 \%$ of the specified value:
The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.
- Within $\pm 6 \%$ of motor rotation speed: L output
- Outside $\pm 6 \%$ of motor rotation speed: HZ (high impedance)
- Connect a pull-up resistor to the Ready output pin. Determine the resistance considering the following characteristics. The input current is 2 mA (max).

$$
\mathrm{VCER}=0.5 \mathrm{~V}(\max ) \text { at } \mathrm{IR}=2 \mathrm{~mA}
$$


*: The internal system clock is generated by the on-chip PLL from an external clock. The system clock frequency may saturate, depending on the external LPF and VCO constants. The speed discriminator compares the reference frequency derived from the system clock against the FG frequency. If the system clock frequency saturates, the system clock is not synchronized to the FG signal. (Instead, the system clock is synchronized with the reference frequency.) At this time, the READY signal remains Low. The LPF and VCO constants should be optimized.

## 11. Forward/Reverse Rotation Circuit



The circuit accepts a TTL input and incorporates a pull-up resistor.

| CW/CCW Input | Mode |
| :---: | :---: |
| H | Reverse |
| L | Forwared |

Forward: Hall device signals $\mathrm{HA}^{+} \rightarrow \mathrm{HB}^{+} \rightarrow \mathrm{HC}^{+}$

Note that abrupt switching between forward and reverse rotation may result in an output FET being damaged due to reverse torque.

## 12. Start Circuit



The circuit accepts a TTL input and incorporates a pull-up resistor.

| START Input | Mode |
| :---: | :---: |
| H | Stop |
| L | Start |

The START input should be asserted High after VCC power-on. It is recommended to deassert the START input after the system clock, fx1, has stabilized. Keep in mind that the motor will not start if CLK, START and $V_{C C}$ are applied in this order.

## 13. Brake



The circuit accepts a TTL input and incorporates a pull-up resistor.

| BRAKE Input | Mode |
| :---: | :---: |
| H | OPERATION |
| L | BRAKE |

Note that abrupt braking from high-speed rotation may result in an output FET being damaged.

## 14. Operation Sequence



Timing charts may be simplified for explanatory purposes.

## 15. Automatic Phase Lead Angle Correction Circuit

Timing charts may be simplified for explanatory purposes.

- The lead angle correction circuitry is incorporated, and the motor current value flows into the circuit.


## Automatic Lead angle Correction


*: Gain $=(\mathrm{R} 2+\mathrm{R} 3) / \mathrm{R} 2$


- The circuit can advance the phase of an energization signal relative to the induced voltage for input of 0 to 2.5 V (16 steps).
$0 \mathrm{~V} \rightarrow 0^{\circ}$
$2.5 \mathrm{~V} \rightarrow 29^{\circ}\left(29^{\circ}\right.$ for an input voltage higher than 2.5 V$)$

- The circuit clamps the lead angle at $29^{\circ}$.
- It logically clamps the angle between $0^{\circ}$ and $29^{\circ}$, rather than clamping the input voltage.


## 16. Lock Protection Circuit

- The circuit turns the output power FET off if the motor is locked.
- It turns off both upper and lower output power FETs if it detects the Ready signal with the following condition satisfied.
The circuit latched state is terminated once the TB6572AFG is placed in the stop or brake state.

| Detected Signal | Condition for Triggering Lock Protection |
| :---: | :---: |
| Ready signal | The Ready signal output remains high for at least 5 seconds (typ.). |

- A reference oscillation waveform for lock protection is generated using an external capacitor connected to the CLD pin and counted with the internal 7 -bit counter.
- When $\mathrm{CLD}=0.1 \mu \mathrm{~F}$, the oscillation frequency is approximately 25 Hz , so that the lock protection triggering time is 5.1 seconds (typ.).


## 17. Vcc Bounce Prevention

The TB6572AFG contains a circuit to avoid the VCC bounce caused by abrupt acceleration or deceleration. This is accomplished by switching the drive mode from synchronous rectification to high-side PWM.
(1) Switching from synchronous rectification to high-side PWM

The TB6572AFG continually monitors the VCC voltage. If Vcc rises above 28.5 V (typ.), the drive mode changes to high-side PWM.
(2) Switching from high-side PWM to synchronous rectification

When the integral amp output levels off for a constant motor speed (with the READY output being Low), the drive mode changes to synchronous rectification.
< V ${ }_{\text {CC }}$ Bounce Prevention Mode (normal) >


When the drive mode has changed to high-side PWM, the current waveform may be distorted. When the drive mode returns to synchronous rectification, sine-wave driving is used with $180^{\circ}$ energization.
Normally, $\mathrm{V}_{\mathrm{CC}}(\max )$ should be kept below the minimum $\mathrm{V}_{\mathrm{CC}}$ bounce prevention threshold of $27.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{K}}$ (min).
This feature does not guarantee that any $V_{C C}$ bounce will be avoided. In cases where $V_{C C}$ bounces due to a cause in the power supply circuit, a separate VCC bounce filter should be added.
$<V_{\text {CC }}$ Bounce Prevention Mode (when the TB6572AFG is put in STOP mode during deceleration) >

*: The READY output can not be driven Low when START = High (STOP mode). Thus the drive mode returns to synchronous rectification at the falling edge of START.
< $V_{\text {cc }}$ Bounce Prevention Mode (when the TB6572AFG is put in BRAKE mode during deceleration) >

*: The READY output can not be driven Low when BRAKE = Low (BRAKE mode). Thus the drive mode returns to synchronous rectification at the rising edge of BRAKE.

## 18. Constant Voltage Circuit

(1) Vref1

The circuit creates 5 V for biasing the internal analog circuit and outputs it from the $V_{\text {ref }}$ pin.
Connect a capacitor ( $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ) between the $\mathrm{V}_{\text {ref1 }}$ pin and S-GND to prevent oscillation and absorb noise.
The output load current is 25 mA (tentative value).

$$
\mathrm{V}_{\mathrm{ref}}=5 \mathrm{~V}(\text { typ. }) \pm 0.5 \mathrm{~V} \text { at Io }=20 \mathrm{~mA}
$$

*: The Vref1 pin provides a Hall bias current to prevent an ill behavior from occurring when the $\mathrm{V}_{\mathrm{Cc}}$ supply voltage is removed. To reduce the chip's power consumption, an external resistor should be added as shown at right.

(2) $\mathrm{V} D \mathrm{D}$

The circuit outputs 5 V for biasing the internal logic circuit from the VDD pin.
Connect a capacitor ( $1 \mu \mathrm{~F}$ recommended) between the VDD pin and S-GND to prevent oscillation and absorb noise.
Connect no load to the VDD pin.
(3) $\mathrm{V}_{\text {ref2 }}$

The circuit creates 8 V for output FET gate driving and outputs it from the $\mathrm{V}_{\text {ref2 }}$ pin. Connect a capacitor ( $1 \mu \mathrm{~F}$ or larger) between the $\mathrm{V}_{\text {ref2 }}$ pin and P-GND to prevent oscillation and absorb noise.

## 19. Overcurrent Protection Circuit



- The circuit turns the external output power FET off if the detected voltage is higher than 0.25 V (typ.). It re-activates the FET according to the carrier frequency.
Note that the Idc pin accepts a direct analog comparator input and is highly sensitive. Use C and R, therefore, for filtering so that output current noise due to chopping does not activate the overcurrent protection circuit.


## 20. Power Supply Monitor Circuit

The circuit monitors the $V_{\text {ref }}$ and $V_{C C}$ voltages and turns the external power FET off if any of the following conditions are satisfied:

- $\mathrm{V}_{\mathrm{CC}}(\mathrm{H}) \leq 9.5 \mathrm{~V}$ (typ.), $\mathrm{VCC}_{\mathrm{C}}(\mathrm{L}) \leq 9.0 \mathrm{~V}$ (typ.)
- $\mathrm{V}_{\text {ref1 }}(\mathrm{H}) \leq 4.5 \mathrm{~V}$ (typ.), $\mathrm{V}_{\text {ref1 }}(\mathrm{L}) \leq 4.0 \mathrm{~V}$ (typ.)
- $\mathrm{V}_{\mathrm{DD}}(\mathrm{H}) \leq 3.2 \mathrm{~V}($ typ. $), \mathrm{V}_{\text {ref1 }}(\mathrm{L}) \leq 2.7 \mathrm{~V}($ typ. $)$


## 21. Thermal Shutdown Circuit

The circuit turns the external output power FET off if the junction temperature TSD (ON) exceeds $160^{\circ} \mathrm{C}$. The thermal shutdown state is terminated once the TB6572AFG is placed in the stop or brake state.

- The above protection features are only intended to temporarily protect the device against irregular conditions and do not provide an absolute protection of the device.

Electrical Characteristics ( $\mathrm{V}_{\mathrm{Cc}}=\mathbf{2 4 V , T a}=25^{\circ} \mathrm{C}$ )

| Characteristics |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current |  | ICC1 |  | Start | 10.5 | 16.5 | 22.5 | mA |
|  |  | ICC2 |  | Stop | 8.0 | 12.7 | 16.0 |  |
| Hall amplifier | Common-mode input voltage range | $\mathrm{V}_{\text {CMRH }}$ |  |  | 0.5 | - | 3.4 | V |
|  | Input amplitude range | $\mathrm{V}_{\mathrm{H}}$ |  |  | 50 | - | - | mV pp |
|  | Input hysteresis | VhysH | - | (design target value) | 8 | 16 | 24 | mV |
|  | Input current | $\mathrm{l}_{\mathrm{inH}}$ |  | $\mathrm{VCMRH}=2.5 \mathrm{~V}$, 1-phase | - | - | 1 | $\mu \mathrm{A}$ |
| Ready circuit | Remaining output voltage | $\mathrm{V}_{\text {CER }}$ |  | Open collector output, $\text { ICER = } 2 \mathrm{~mA}$ | - | - | 0.5 | V |
|  | Output leakage current | ILR |  | Vready $=5 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| FG amplifier | Input offset voltage | V ${ }_{\text {OSFG }}$ |  |  | - |  | $\pm 7$ | mV |
|  | Remaining output voltage (upper) | V OFG (H) |  | IFG $=100 \mu \mathrm{~A}$ (source current) | $\begin{aligned} & \mathrm{V}_{\text {ref1 }} \\ & -1.2 \end{aligned}$ | - | Vref1 | V |
|  | Remaining output voltage (lower) | VOFG (L) |  | IFG $=100 \mu \mathrm{~A}$ (sink current) | - | - | 1.2 |  |
|  | Reference voltage | $V_{\text {refFG }}$ |  |  | 2.2 | $V_{\text {ref1/2 }}$ | 2.8 | V |
| FG hysteresis comparator | Hysteresis width | VhysS |  |  | 0.20 | 0.25 | 0.30 | V |
|  | Remaining output voltage | $\mathrm{V}_{\text {Ces }}$ |  | Open collector output, ICES = 1 mA | - | - | 0.5 | V |
|  | Output leakage current | $\mathrm{V}_{\text {LS }}$ |  | $\mathrm{V}_{\mathrm{FGS}}=5 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Control input circuit | Input voltage (H) | $\mathrm{V}_{\text {IN ( }} \mathrm{H}$ ) |  | CWICCW, BRAKE, START, SEL1,SEL2 | 2.0 | - | 5.5 | V |
|  | Input voltage (L) | $\mathrm{V}_{\text {IN ( }}(\mathrm{L})$ |  |  | 0 | - | 0.8 |  |
|  | Input current (1H) | IIN (H) |  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  | Input current (1L) | $\mathrm{I} \times \mathrm{N}(\mathrm{L})$ |  | CW/CCW, BRAKE, START, $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ | 70 | 100 | 150 |  |
|  | Input current (2H) | IIN (H) |  | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | - | - | 1 |  |
|  | Input current (2L) | IIN (L) |  | SEL1,SEL2, VIN = GND | 140 | 200 | 300 |  |
| Fref input circuit | Input voltage (H) | $\mathrm{V}_{\text {IN ( }} \mathrm{H}$ ) |  | Fref | 2.0 | - | 5.5 | V |
|  | Input voltage (L) | $\mathrm{V}_{\text {IN }}(\mathrm{L})$ |  | Fref | 0 | - | 0.8 |  |
|  | Input current (H) | IIN (H) |  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  | Input current (L) | $\mathrm{I} \times \mathrm{L}$ ( $)$ |  | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ | 60 | 100 | 150 |  |
| Charge pump voltage |  | $\mathrm{V}_{\mathrm{G}}$ |  | CP1-CP2: $0.047 \mu \mathrm{~F}, \mathrm{CP} 3: 0.1 \mu \mathrm{~F}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +7 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ +8 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +9 \end{aligned}$ | V |
| Energization signal output voltage |  | $\mathrm{V}_{\mathrm{O}}(\mathrm{U})$-(H) |  | $\mathrm{LA}(\mathrm{U}) / \mathrm{LB}$ (U)/LC (U), $\mathrm{I} \mathrm{O}=1 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\mathrm{G}} \\ -1.5 \end{gathered}$ | - | $\mathrm{V}_{\mathrm{G}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{O}}(\mathrm{U})$-(L) |  | $\mathrm{LA}(\mathrm{U}) / \mathrm{LB}(\mathrm{U}) / \mathrm{LC}(\mathrm{U}), \mathrm{l} \mathrm{O}=5 \mathrm{~mA}$ | - | - | 0.825 |  |
|  |  | $\mathrm{V}_{\mathrm{O}}(\mathrm{L})-(\mathrm{H})$ |  | LA (L) /LB (L) /LC (L), $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | 6.9 | 7.7 | 8.5 |  |
|  |  | $\mathrm{V}_{\mathrm{O}}(\mathrm{L})$-(L) |  | LA (L) /LB (L) /LC (L), IO = 5 mA | - | - | 0.775 |  |
| Internal supply voltage output |  | $\mathrm{V}_{\mathrm{DD}}$ |  |  | 4.5 | 5.0 | 5.5 | V |
|  |  | $V_{\text {ref1 }}$ |  | $\mathrm{R}_{\text {ref1 }}=500 \Omega, \mathrm{I}_{\text {ref1 }}=20 \mathrm{~mA}$ | 4.5 | 5.0 | 5.5 |  |
|  |  | $\mathrm{V}_{\text {ref2 }}$ |  |  | 8.2 | 8.7 | 9.2 |  |
| Current limiter voltage | circuit reference | $V_{D C}$ |  |  | 0.23 | 0.25 | 0.27 | V |
| Internal refere | nce clock frequency | fx2 |  | $\mathrm{R}=10 \mathrm{k} \Omega, \mathrm{C}=59 \mathrm{pF}$ | 3.1 | 3.5 | 3.9 | MHz |
| Dead time | (Note 4) | TOFF1 |  | $\mathrm{R}=10 \mathrm{k} \Omega, \mathrm{C}=51 \mathrm{pF}$ | 1.2 | 1.7 | 2.2 | $\mu \mathrm{s}$ |
|  |  | TOFF2 |  | $\mathrm{R}=10 \mathrm{k} \Omega, \mathrm{C}=51 \mathrm{pF}$ | 1.2 | 1.7 | 2.2 |  |


| Characteristics |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase lead angle controller | Lower clamp limit | ACLH |  |  | - | 29 | - | - |
| Control amplifier | Rising voltage | VCR |  |  | 0.3 | 0.5 | 0.6 | V |
|  | Saturation voltage | VCLP |  |  | 2.6 | 2.85 | 3.0 |  |
|  | Input current | IINCP |  | (design target value) | - | 0 | - | $\mu \mathrm{A}$ |
| Integral amplifter | Reference voltage | $\mathrm{V}_{\mathrm{r}}$ |  |  | 2.1 | 2.25 | 2.4 | V |
|  | High-level output voltage | $\mathrm{V}_{\text {INT }}(\mathrm{H})$ |  |  | 3.1 | 3.3 | 3.5 |  |
|  | Low-level output voltage | $\mathrm{V}_{\text {INT }}(\mathrm{L})$ |  |  | - | - | 0.3 |  |
|  | Input bias current | IB (int) |  |  | -1 | - | 1 | $\mu \mathrm{A}$ |
|  | Open-loop gain |  |  | (design target value) | - | 50 | - |  |
| Speed discrimina tor | Maximum output voltage | VP (H) |  |  | 3.25 | 3.5 | 3.75 | V |
|  | Minimum output voltage | VP (L) |  |  | 0.75 | 1.0 | 1.25 |  |
|  | Maximum output voltage | VP (H) |  |  | 3.25 | 3.5 | 3.75 | V |
|  | Minimum output voltage | VP (L) |  |  | 0.75 | 1.0 | 1.25 |  |
| $\mathrm{V}_{\mathrm{K}}$ monitor | PWM drive monitor voltage | $\mathrm{V}_{\mathrm{K}}$ |  |  | 27.6 | 28.6 | 29.6 | V |
| Lock protection circuit | Reference clock frequency | FLd |  | CLd $=0.1 \mu \mathrm{~F}$ | 19 | 25 | 34 | Hz |
|  | Operating time | $\mathrm{t}_{\mathrm{Ld}}$ |  | CLd $=0.1 \mu \mathrm{~F}$ | 3.7 | 5.1 | 6.6 | S |

## Notes on Contents

## Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

## 1. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 2. Timing Charts

Timing charts may be simplified for explanatory purposes.

## 3. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.
Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

## 4. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

## IC Usage Considerations

## Notes on handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
(2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
(3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
(4) Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly.
Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

## Points to remember on handling of ICs

(1) Over current Protection Circuit

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.
Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.
(2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.
Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

## (3) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature ( $\mathrm{T}_{J}$ ) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.
(4) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

## Package Dimensions



Weight: 0.50 g (typ.)

## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. 070122_C
- Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances.
Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations. 060819_AF
- The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E

