Unit: mm (inch)

יים

Special 12-Lead Dual-In-Line Plastic Package

MN3011

3328-STAGE BBD with 6 TAPS

■ General description

The MN3011 is a 3328-stage BBD with 6 tap outputs suitably used for reverberation effect in audio equipments such as electronic organs. Signal of different delay time is output from each of the 6 tap outputs. Natural reverberation effect can easily be realized by mixing these output signals properly. Dealy time is freely varied by changing the clock frequency.

■ Features

- 3328-stage audio signal delay device with 6 output taps.
- The stage of each output tap has no relation to multiplex, each other, therefore natural reverberation effect can be obtained by mixing output signals.
- Clock component cancellation capability.
- Dynamic rage: S/N ≥ 76dB typ.
- No insertion loss: L_i = 0dB typ.
- Low distortion: THD = 0.4% typ.
- P channel silicon gate process.
 Special 12-Lead Dual-In-Line Plastic Package.

Applications

Reverberation effect in audio equipment.

Maximum Delay Time (mS)

 Chours effect in electronic musical instruments.

19.8

Maximum Delay Time by Tap Output Terminal of the Tap Output OUT 1 OUT 2 OUT 3 OUT 4 OUT 5 OUT 6 Remarks Stages of BBD (Stage) 396 662 1194 1726 2790 3328

59.7


86.3

139.5

166.4

Clock 10KHz

■ Block Diagram



Panasonic

■ Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings	Unit	Remarks
Terminal Voltage	V _{DD} , V _{GG}	−18~+0.3	V	GND= 0 V
Input Terminal Voltage	V _I , V _{CP}	-18~+0.3	V	"
Ouptut Voltage	Vo	-18~+0.3	V	"
Operating Ambient Temperature	Topr	−20~+70	Ĉ	"
Storage Temperature	Tstg	-55~+125	Ĉ	"


■ Operating Condition (Ta = 25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Drain Supply Voltage	V _{DD}		14	-15	-16	٧
Gate Supply Voltage	V _{GG}			$V_{DD}+1$		٧
Clock Voltage "H" Level	V _{CPH}		0		-1.3	٧
Clock Voltage "L" Level	V _{CPL}			V _{DD}		٧
Clock Input Capacitance	Сср				2300	ρF
Clock Frequency	f _{CP}		10		100	kHz
Clock Pulse Width *1	t _{cpw}				0.5T*2	
Clock Rise Time *1	topr				500	ns
Clock Fall Time *1	t _{cpf}				500	ns
Clock Cross Point *1	V _X		0	2.	-3	٧
Input DC Bias	V _{Bias}		– 5	40	- 10	٧

■ Electrical Characteristics (Ta = 25°C, V_{DD} = V_{CPL} = -15V, V_{CPH} = 0V, V_{GG} = -14V, R_L = 56kΩ)


ltem 🔷 🔷	Symbol Condition		Min.	Тур.	Max.	Unit
Signal Delay Time						
OUT 1 Terminal	t _{D1}		1.98		19.8	ms
OUT 2 Terminal	t _{D2}	11/2/150	3.31		33.1	ms
OUT 3 Terminal	t _{D3}	top=10kHz ~100kHz Ociples	5.97		59.7	ms
OUT 4 Terminal	t _{D4}	TOP TOKTIZ TOOKITZ	8.63		86.3	ms
OUT 5 Terminal	t _{D5}	1104 110	13.95		139.5	ms
OUT 6 Terminal	t _{D6}	401, 201	16.64		166.4	ms
Input Signal Frequency	fį	$f_{CP} = 40kHz$, 3dB	10			kHz
Input Signal Voltage	Vi	THD=2.5%	1.0			Vrms
Insertion Loss	Li	f _{CP} =40kHz, f _i =1 kHz	-4	0	4	dB
Total Harmonic Distrotion	THD	fcr=40kHz, fj = 1 kHz Vj =0.78Vrms		0.4	2.5	%
Noise Voltage						
OUT 1, OUT 2, OUT 3	V _{no 1}	f _{cp} = 100kHz			0.4	
OUT 4, OUT 5, OUT 6	▼ no 1	Veighted by "A" curve			0.4	mVrms
Signal to Noise Ratio						•
OUT 1, OUT 2, OUT 3	S/N ₁	f _{cp} = 100kHz, Weighted by "A" curve	70	76	,	40
OUT 4, OUT 5, OUT 6	3/N1	Vno vs. max, output signal		76		dB

^{*1} Clock Pulse Waveforms



*2 T = $1/f_{CP}$ (Clock period)


■ Terminal Assignments



■ Terminal Description

Terminal No.	Symbol	Terminal Name	Description
1	GND	Earth terminal	Connected to the earth terminal.
2	CP2	Clock input 2	Basic clock pulse is applied to transfer the electron of BBD.
3	V _{DD}	V _{DD} applying terminal	Supply voltage of -15V is applied.
4	OUT 6	Output terminal 6	Output of 3328th and 3329th-stage are composed and output is obtained by cancelling the clock components.
5	OUT 5	Output terminal 5	Composed output of 2790th and 2791st-stage are obtained.
6	OUT 4	Output terminal 4	Composed output of 1726th and 1727th-stage are obtained.
7	OUT 3	Output terminal 3	Composed output of 1194th and 1195th-stage are obtained.
8	OUT 2	Output terminal 2	Composed output of 662nd and 663rd-stage are obtained.
9	OUT 1	Output terminal 1	Composed output of 396th and 397th-stage are obtained.
10	CP1	Clock input 1	Clock pulse of reverse phase to CP2 is applied.
11	V _{GG}	V _{GG} applying terminal	This terminal applies bias of $V_{GG} = V_{DD} + 1V$ to the MOS transistor gate that is inserted in series to transfer gate of BBD.
12	IN	Signal input terminal	Analog signal to be delayed is input. Most suitable DC bias should be applied to this terminal.


■ Circuit Diagram



Panasonic

MN3000 Series MN3011

■ Application Circuit



Reverberation Effect Generation Circuit

■ Pattern Drawing of the Printed Circuit Board (Real size)



■ Application Circuit Electrical Characteristics (V_{CC} = +15V, Ta = 25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Current	loc			11(8)	15 (10)	mA
Power Dissipation	P _{tot}			165 (70)		mW
Signal Delay Time	t _D	OUT 6: f _{CP} =15~20kHz	83	98	111	ms
Cut-off Frequency	fco			3		kHz
Input Signal Swing	Vi	THD=2.5%			1.1(0.5)	Vrms
Insertion Loss	Lį	OUT 3: $f_i = 1 \text{ kHz}, V_i = 300 \text{mV}$	0	2	4	dB
Total Harmonic Distortion	THD	$f_i = 1 \text{ kHz}, V_i = V_i (\text{max.}) - 6 \text{ dB}$		0.4(0.5)		%
Noise Voltage	V _{no}	OUT 3: V _i = 0 V		0.4(0.4)		mVrms
Signal to Noise Ratio	S/N	V _S =V _i (max.)		70 (60)		dB

Contents of () mean the figure at VCC = +9V

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products, and no license is granted under any intellectual property right or other right owned by our company or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).

 Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
- Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.