

April 1988 Revised August 1999

# 74F675A

# 16-Bit Serial-In, Serial/Parallel-Out Shift Register

### **General Description**

The 74F675A contains a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

#### **Features**


- Serial-to-parallel converter
- 16-Bit serial I/O shift register
- 16-Bit parallel out storage register
- Recirculating parallel transfer
- Expandable for longer words
- Slim 24 lead package
- 74F675A version prevents false clocking through CS or R/W inputs

## **Ordering Code:**

Order Number	Package Number	Package Description
74F675ASC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F675APC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide
74F675ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbols**



© 1999 Fairchild Semiconductor Corporation

DS009587

## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Fill Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
SI	Serial Data Input	1.0/1.0	20 μA/-0.6 mA	
CS	Chip Select Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 μA/-0.6 mA	
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA	
R/W	Read/Write Input	1.0/1.0	20 μA/-0.6 mA	
SO	Serial Data Output	50/33.3	−1 mA/20 mA	
Q <sub>0</sub> -Q <sub>15</sub>	Parallel Data Outputs	50/33.3	−1 mA/20 mA	

### **Functional Description**

The 16-Bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select (CS), Read/Write (R/W) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse (SHCP). In the Shift Right mode, data enters D<sub>0</sub> from the Serial Input (SI) pin and exits from Q<sub>15</sub> via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either  $\overline{\text{CS}}$  or  $R/\overline{W}$  is HIGH. With  $\overline{CS}$  and  $R/\overline{W}$  both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register,  $\overline{\rm SHCP}$  should be in the LOW state during a LOW-to-HIGH transition of CS. To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of CS if R/W is LOW, and should also be LOW during a HIGH-to-LOW transition of R/W if CS is LOW.

### **Shift Register Operations Table**


	Contro	I Inputs		Operating
cs	R/W	SHCP	STCP	Mode
Н	Χ	Х	Х	Hold
L	L	$\sim$	Χ	Shift Right
L	Н	$\sim$	L	Shift Right
L	Н	\	Н	Parallel Load,
				No Shifting

## **Storage Register Operations Table**

	Inputs	Operating	
cs	R/W	STCP	Mode
Н	Х	Х	Hold
L	Н	X	Hold
L	L	~	Parallel Load

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- = HIGH-to-LOW Transition
- ∠ = LOW-to-HIGH Transition

### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$ 

 $\label{eq:continuous} \begin{array}{lll} \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$ 

Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to +5.5\mbox{V}} \end{array}$ 

Current Applied to Output

in LOW State (Max)  $\qquad \qquad \text{twice the rated I}_{OL} \, (\text{mA})$ 

# Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% V <sub>CC</sub>	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	1 - 20 mA
	Voltage	10% VCC			0.5	V	IVIIII	$I_{OL} = 20 \text{ mA}$
I <sub>IH</sub>	Input HIGH				5.0	^	Max	\/ 2.7\/
	Current				5.0	μА	IVIAX	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current				7.0	^	Max	\/ 70\/
	Breakdown Test				7.0	μА	IVIAX	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH				50	μА	Max	V -V
	Leakage Current				30	μΛ	IVIAX	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$
	Test		4.73			V	0.0	All Other Pins Grounded
l <sub>OD</sub>	Output Leakage				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CCH</sub>	Power Supply Current			106	160	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			106	160	mA	Max	$V_O = LOW$


## **AC Electrical Characteristics**

t <sub>PLH</sub> Pro t <sub>PHL</sub> STO	Parameter	$T_A = +25$ °C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100	130		85		MHz
t <sub>PLH</sub>	Propagation Delay	3.0	8.0	10.5	2.5	12.0	no
$t_{PHL}$	STCP to Q <sub>n</sub>	3.0	10.5	13.5	2.5	15.0	ns
t <sub>PLH</sub>	Propagation Delay	4.0	7.0	9.5	3.5	10.5	20
$t_{PHL}$	SHCP to SO	4.5	8.0	10.5	4.0	12.0	ns

## **AC Operating Requirements**

Symbol		$T_A = +$	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$	
	Parameter	V <sub>CC</sub> = -				
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.5		4.0		
t <sub>S</sub> (L)	CS or R/W to STCP	5.5		6.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		113
t <sub>H</sub> (L)	CS or R/W to STCP	0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.5		
t <sub>S</sub> (L)	SI to SHCP	3.0		3.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.0		3.5		115
t <sub>H</sub> (L)	SI to SHCP	3.0		3.5		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	6.5		7.5		
$t_{S}(L)$	R/W to SHCP	9.0		10.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns
t <sub>H</sub> (L)	R/W to SHCP	0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	7.0		8.0		
t <sub>S</sub> (L)	STCP to SHCP	7.0		8.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		115
t <sub>H</sub> (L)	STCP to SHCP	0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.5		
t <sub>S</sub> (L)	CS to SHCP	3.0		3.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.0		3.5		115
t <sub>H</sub> (L)	CS to SHCP	3.0		3.5		
t <sub>W</sub> (H)	SHCP Pulse Width	5.0		6.0		
t <sub>W</sub> (L)	HIGH or LOW	5.0		6.0		
t <sub>W</sub> (H)	STCP Pulse Width	6.0		7.0		ns
$t_W(L)$	HIGH or LOW	5.0		6.0		
t <sub>S</sub> (L)	SHCP to STCP	8.0		9.0		ns
t <sub>H</sub> (H)	SHCP to STCP	0.0		0.0		ns





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com