

CY8CLED16P01

Powerline Communication Solution

Features


- Powerline Communication Solution
 - Integrated Powerline Modem PHY
 - Frequency Shift Keying Modulation
 - Configurable baud rates up to 2400 bps
 - Powerline Optimized Network Protocol
 - □ Integrates Data Link, Transport, and Network Layers
 - Supports Bidirectional Half Duplex Communication
 - 8-bit CRC Error Detection to Minimize Data Loss
 - □ I²C enabled Powerline Application Layer
 - □ Supports I²C Frequencies of 50, 100, and 400 kHz
 - □ Reference Designs for 110V/240V AC and 12V/24V AC/DC Powerlines
 - Reference Designs comply with CENELEC EN 50065-1:2001 and FCC Part 15

HB LED Controller

- Configurable Dimmers Support up to 16 Independent LED Channels
- □ 8 to 32 Bits of Resolution per Channel
- □ PrISM[™] Modulation technology to reduce radiated EMI and Low Frequency Blinking
- Additional communication interfaces for lighting control such as DALI, DMX512 etc.
- Powerful Harvard Architecture Processor
 - M8C Processor Speeds to 24 MHz
 - □ Two 8x8 Multiply, 32-Bit Accumulate
- Programmable System Resources (PSoC[®] Blocks)

Logic Block Diagram

- □ 12 Rail-to-Rail Analog PSoC Blocks provide:
 - · Up to 14-Bit ADCs
 - · Up to 9-Bit DACs
 - · Programmable Gain Amplifiers
 - Programmable Filters and Comparators
- □ 16 Digital PSoC Blocks provide:
 - · 8 to 32-Bit Timers, Counters, and PWMs
 - · CRC and PRS Modules
 - Up to Four Full Duplex UARTs
 - Multiple SPITM Masters or Slaves
- · Connectable to all GPIO Pins
- Complex Peripherals by Combining Blocks
- Flexible On-Chip Memory
- □ 32 KB Flash Program Storage 50,000 Erase or Write Cycles
- □ 2 KB SRAM Data Storage
- EEPROM Emulation in Flash
- Programmable Pin Configurations
 - □ 25 mA Sink, 10 mA Source on all GPIO
 - Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on all GPIO
 - Up to 12 Analog Inputs on GPIO
 - Configurable Interrupt on all GPIO
- Additional System Resources
 - I²C Slave, Master, and Multi-Master to 400 kHz
 - Watchdog and Sleep Timers
 - User-Configurable Low Voltage Detection



Cypress Semiconductor Corporation Document Number: 001-49263 Rev. *E

198 Champion Court

San Jose, CA 95134-1709 408-943-2600 Revised October 05, 2009



1. PLC Functional Overview

The CY8CLED16P01 is an integrated Powerline Communication (PLC) chip with the Powerline Modem PHY and Network Protocol Stack running on the same device. Apart from the PLC core, the CY8CLED16P01 also offers Cypress's revolutionary PSoC technology that enables system designers to integrate multiple functions on the same chip.

1.1 Robust Communication using Cypress's PLC Solution


Powerlines are available everywhere in the world and are a widely available communication medium for PLC technology. The pervasiveness of powerlines also makes it difficult to predict the characteristics and operation of PLC products. Because of the variable quality of powerlines around the world, implementing robust communication has been an engineering challenge for years. The Cypress PLC solution enables secure and reliable communications. Cypress PLC features that enable robust communication over powerlines include:

- Integrated Powerline PHY modem with optimized filters and amplifiers to work with lossy high voltage and low voltage powerlines.
- Powerline optimized network protocol that supports bidirectional communication with acknowledgement-based signaling. In case of data packet loss due to bursty noise on the powerline, the transmitter has the capability to retransmit data.
- The Powerline Network Protocol also supports an 8-bit CRC for error detection and data packet retransmission.
- A Carrier Sense Multiple Access (CSMA) scheme is built into the network protocol that minimizes collisions between packet transmissions on the powerline and supports multiple masters and reliable communication on a bigger network.

1.2 Powerline Modem PHY

Figure 1-1. Physical Layer FSK Modem

Powerline Communication Solution



Powerline Transceiver Packet

The physical layer of the Cypress PLC solution is implemented using an FSK modem that enables half duplex communication on any high voltage and low voltage powerline. This modem supports raw data rates up to 2400 bps. A block diagram is shown in Figure 1-2.




Figure 1-2. Physical Layer FSK Modem Block Diagram

1.2.1 Transmitter Section

Digital data from the network layer is serialized by the digital transmitter and fed as input to the modulator. The modulator divides the local oscillator frequency by a definite factor depending on whether the input data is high level logic '1' or low level logic '0'. It then generates a square wave at 133.3 kHz (logic '0') or 131.8 kHz (logic '1'), which is fed to the Programmable Gain Amplifier to generate FSK modulated signals. This enables tunable amplification of the signal depending on the noise in the channel. The logic '1' frequency can also be configured as 130.4 kHz for wider FSK deviation.

1.2.2 Receiver Section

The incoming FSK signal from the powerline is input to a high frequency (HF) band pass filter that filters out-of-band frequency components and outputs a filtered signal within the desired spectrum of 125 kHz to 140 kHz for further demodulation. The mixer block multiplies the filtered FSK signals with a locally generated signal to produce heterodyned frequencies.

The intermediate frequency (IF) band pass filters further remove out-of-band noise as required for further demodulation. This signal is fed to the correlator, which produces a DC component (consisting of logic '1' and '0') and a higher frequency component.

The output of the correlator is fed to a low pass filter (LPF) that outputs only the demodulated digital data at 2400 baud and suppresses all other higher frequency components generated in the correlation process. The output of the LPF is digitized by the hysteresis comparator. This eliminates the effects of correlator delay and false logic triggers due to noise. The digital receiver deserializes this data and outputs to the network layer for interpretation.

Page 2 of 46



1.2.3 Coupling Circuit Reference Design

The coupling circuit couples low voltage signals from the CY8CLED16P01 to the powerline. The topology of this circuit is determined by the voltage on the powerline and design constraints mandated by powerline usage regulations.

Cypress provides reference designs for a range of powerline voltages including 110V/240V AC and 12V/24V AC/DC. The CY8CLED16P01 is capable of data communication over other AC/DC Powerlines as well with the appropriate external coupling circuit. The 110V AC and 240V AC designs are compliant to the following powerline usage regulations:


- FCC Part 15 for North America
- EN 50065-1:2001 for Europe

1.3 Network Protocol

Cypress's powerline optimized network protocol performs the functions of the data link, network, and transport layers in an ISO/OSI-equivalent model.

Figure 1-3. Powerline Network Protocol

Powerline Communication Solution



Powerline Transceiver Packet

The network protocol implemented on the CY8CLED16P01 supports the following features:

- Bidirectional half duplex communication
- Master-slave or peer-to-peer network topologies
- Multiple masters on powerline network
- 8-bit logical addressing supports up to 256 powerline nodes
- 16-bit extended logical addressing supports up to 65536 powerline nodes
- 64-bit physical addressing supports up to 2⁶⁴ powerline nodes
- Individual, broadcast or group mode addressing
- Carrier Sense Multiple Access (CSMA)
- Full control over transmission parameters
 - Acknowledged
 - Unacknowledged
 - Repeated Transmit

1.3.1 CSMA and Timing Parameters

- CSMA The protocol provides the random selection of a period between 85 and 115 ms (out of seven possible values in this range). Within this period, the Band-In-Use (BIU) detector must indicate that the line is not in use, before attempting a transmission.
- BIU A Band-In-Use detector, as defined under CENELEC EN 50065-1, is active whenever a signal that exceeds 86 dBµVrms anywhere in the range 131.5 kHz to 133.5 kHz is present for at least 4 ms. This threshold can be configured for different end-system applications not requiring CENELEC compliance. The modem tries to retransmit after every 85 to 115 ms when the band is in use. The transmitter times out after 1.1 seconds to 3 seconds (depending on the noise on the Powerline) and generates an interrupt to indicate that the transmitter was unable to acquire the powerline.

1.3.2 Powerline Transceiver Packet

The powerline network protocol defines a Powerline Transceiver (PLT) packet structure, which is used for data transfers between nodes across the powerline. Packet formation and data transmission across the powerline network is implemented internally in the CY8CLED16P01.

A PLT packet is divided into a variable length header (minimum 6 bytes to maximum 20 bytes, depending on address type), variable length payload (minimum 0 bytes to maximum 31 bytes), and a packet CRC byte.

This packet (preceded by a one byte preamble "0xAB") is then transmitted by the powerline modem PHY and the external coupling circuit across the powerline.

The format of the PLT packet is shown in the following table.

Table 1-1. Powerline Transceiver (PLT) Packet Structure

Byte Offset		Bit Offset										
	7 6 5			4	3	2	1	0				
0x00	SA Type	DA	Туре	Service Type	RSVD	RSVD	Response	RSVD				
0x01	(8-Bi	Destination Address (8-Bit Logical, 16-Bit Extended Logical or 64-Bit Physical)										
0x02	(8-Bi	Source Address (8-Bit Logical, 16-Bit Extended Logical or 64-Bit Physical)										
0x03				С	omman	d						
0x04	F	RSVD			Pa	iyload L	ength					
0x05		Sec	ן Num		Powe	rline Pa	cket Heade	r CRC				
0x06		Payload (0 to 31 Bytes)										
			Powe	erline Tra	nsceive	r Packe	t CRC					



1.3.3 Packet Header

The packet header contains the first 6 bytes of the packet when 1-byte logical addressing is used. When 8-byte physical addressing is used, the source and destination addresses each contain 8 bytes. In this case, the header can consist of a maximum of 20 bytes. Unused fields marked RSVD are for future expansion and are transmitted as bit 0. Table 1-2 describes the PLT packet header fields in detail.

Table 1-2. Powerline Transceiver (PLT) Packet Header

Field Name	No. of Bits	Тад	Description
SA Type	1	Source Address Type	0 – Logical Addressing 1 – Physical Addressing
DA Type	2	Destination Address Type	00 – Logical Addressing 01 – Group Addressing 10 – Physical Addressing 11 – Invalid
Service Type	1		0 – Unacknowledged Messaging 1 – Acknowledged Messaging
Response	1	Response	0 - Not an acknowledgement or response packet 1 - Acknowledgement or response packet
Seq Num	4	Sequence Number	4-bit unique identifier for each packet between source and desti- nation.
Header CRC	4		4-bit CRC value. This enables the receiver to suspend receiving the rest of the packet if its header is corrupted

1.3.4 Payload

The packet payload has a length of 0 to 31 bytes. Payload content is user defined and can be read or written through I^2C .

1.3.5 Packet CRC

The last byte of the packet is an 8-bit CRC value used to check packet data integrity. This CRC calculation includes the header and payload portions of the packet and is in addition to the powerline packet header CRC.

1.3.6 Sequence Numbering

The sequence number is increased for every new unique packet transmitted. If in acknowledged mode and an acknowledgment is not received for a given packet, that packet will be re-transmitted (if $TX_Retry > 0$) with the same sequence number. If in unacknowledged mode, the packet will be transmitted ($TX_Retry + 1$) times with the same sequence number.

If the receiver receives consecutive packets from the same source address with the same sequence number and packet CRC, it does not notify the host of the reception of the duplicate packet. If in acknowledged mode, it still sends an acknowledgment so that the transmitter knows that the packet was received.

1.3.7 Addressing

The CY8CLED16P01 has three modes of addressing:

■ Logical addressing: Every CY8CLED16P01 node can have either a 8-bit logical address or a 16-bit logical address. The logical address of the PLC Node is set by the local application or by a remote node on the Powerline.

- Physical addressing: Every CY8CLED16P01 has a unique 64-bit physical address.
- Group addressing: This is explained in the next section.

1.3.8 Group Membership

Group membership enables the user to multicast messages to select groups. The CY8CLED16P01 supports two types of group addressing:

- Single Group Membership The network protocol supports up to 256 different groups on the network in this mode. In this mode, each PLC node can only be part of a single group. For example, multiple PLC nodes can be part of Group 131.
- Multiple Group Membership The network protocol supports eight different groups in this mode and each PLC node can be a part of multiple groups. For example, a single PLC node can be a part of Group 3, Group 4, and Group 7 at the same time.

Both of these membership modes can also be used together for group membership. For example, a single PLC node can be a part of Group 131 and also multiple groups such as Group 3, Group 4, and Group 7.

The group membership ID for broadcasting messages to all nodes in the network is 0x00.

The service type is always set to Unacknowledgment Mode in Group Addressing Mode. This is to avoid acknowledgment flooding on the powerline during multicast.

1.3.9 Remote Commands

In addition to sending normal data over the Powerline, the CY8CPLC10 can also send (and request) control information to (and from) another node on the network. The type of remote command to transmit is set by the TX_CommandID register and when received, is stored in the RX_CommandID register.

When a control command (Command ID = 0x01 - 0x08 and 0x0C - 0x0F) is received, the protocol will automatically process the packet (if Lock_Configuration is '0'), respond to the initiator, and notify the host of the successful transmission and reception.

When the send data command (ID 0x09) or request for data command (ID 0x0A) is received, the protocol will reply with an acknowledgment packet (if TX_Service_Type = '1'), and notify the host of the new received data. If the initiator doesn't receive the acknowledgment packet within 500ms, it will notify the host of the no acknowledgment received condition.

When a response command (ID 0x0B) is received by the initiator within 1.5s of sending the request for data command, the protocol will notify the host of the successful transmission and reception. If the response command is not received by the initiator within 1.5s, it will notify the host of the no response received condition.

The host is notified by updating the appropriate values in the INT_Status register (including Status_Value_Change).

The command IDs 0x30-0xff can be used for custom commands that would be processed by the external host (e.g. set an LED color, get a temperature/voltage reading). The available remote commands are described in Table 1-3 on page 5 with the respective Command IDs.



Table 1-3. Remote Commands

Cmd ID	Command Name	Description	Payload (TX Data)	Response (RX Data)
0x01	SetRemote_TXEnable	Sets the TX Enable bit in the PLC Mode Register. Rest of the PLC Mode register is unaffected	0 - Disable Remote TX 1 - Enable Remote TX	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x03	SetRemote_ExtendedAddr	Set the Addressing to Extended Addressing Mode	0 - Disable Extended Addressing 1 - Enable Extended Addressing	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x04	SetRemote_LogicalAddr	Assigns the specified logical address to the remote PLC node	If Ext Address = 0, Payload = 8-bit Logical Address If Ext Address = 1, Payload = 16-bit Logical Address	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x05	GetRemote_LogicalAddr	Get the Logical Address of the remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, {If Ext Address = 0, Response = 8-bit Logical Address If Ext Address = 1, Response = 16-bit Logical Address}
0x06	GetRemote_PhysicalAddr	Get the Physical Address of the remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = 64-bit Physical Address
0x07	GetRemote_State	Request PLC_Mode Register content from a Remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = Remote PLC Mode register
0x08	GetRemote_Version	Get the Version Number of the Remote Node	None	If TX Enable = 0, Response = None If TX Enable = 1, Response = Remote Version register
0x09	SendRemote_Data	Transmit data to a Remote Node.	Payload = Local TX Data	If Local Service Type = 0, Response = None If Local Service Type = 1, Response = Ack
0x0A	RequestRemote_Data	Request data from a Remote Node	Payload = Local TX Data	If Local Service Type = 1, Response = Ack Then, the remote node host must send a ResponseRemote_Data command. The response must be completely transmitted within 1.5s of receiving the request. Otherwise, the requesting node will time out.
0x0B	ResponseRemote_Data	Transmit response data to a Remote Node.	Payload = Local TX Data	None
0x0C	SetRemote_BIU	Enables/Disables BIU function- ality at the remote node		If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)



Table 1-3. Remote Commands (continued)


Cmd ID	Command Name	Description	Payload (TX Data)	Response (RX Data)
0x0D	SetRemote_ThresholdValue	Sets the Threshold Value at the Remote node	3-bit Remote Threshold Value	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0E	SetRemote_GroupMembership	Sets the Group Membership of the Remote node	Byte0 - Remote SIngle Group Membership Address Byte1-Remote Multiple Group Membership Address	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0F	GetRemote_GroupMembership	Gets the Group Membership of the Remote node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = Byte0 - Remote SIngle Group Membership Address Byte1- Remote Multiple Group Membership Address
0x10 - 0x2F	Reserved			
0x30 - 0xFF	User Defined Command Set			



2. High Brightness (HB) LED Controller

Powerline Communication Solution

Figure 2-1. CY8CLED16P01: HB LED Controller



The HB LED Controller is based on Cypress's EZ-Color™ technology. EZ-Color offers the ideal control solution for high brightness (HB) LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of PSoC (Programmable System-on-Chip) with Cypress's PrISM™ (Precise Illumination Signal Modulation) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.

The CY8CLED16P01 supports up to 16 independent LED channels with up to 32 bits of resolution per channel, giving lighting designers the flexibility to choose the LED array size and color quality. PSoC Designer software, with lighting-specific user modules, significantly cuts development time and simplifies implementation of fixed color points through temperature and LED binning compensation. EZ-Color's virtually limitless analog and digital customization enable simple integration of features in addition to intelligent lighting, such as battery charging, image stabilization, and motor control during the development process. These features, along with Cypress's best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

The list of functions that EZ-Color devices implement are:

- LED Dimming Modulation
- Pulse Density Modulation Techniques
 DMX512
 DALI
- Digital Communication for Lighting
- LED Temperature Compensation
- 3- and 4-Channel Color Mixing
 Including LED Binning Compensation
- Optical Feedback Algorithms

2.1 LED Dimming Modulation

The LED Dimming modulators are an important part of any HB LED application. All EZ-Color controllers are capable of three primary types of LED dimming modulations. These are:

- Pulse Width Modulation (PWM)
- Precise Illumination Signal Modulation (PrISM)
- Delta Sigma Modulated PWM (DSPWM)

PWM is among the most commonly used and conventional methods of modulation. It is straightforward to use and effective in practice. There are two additional techniques of modulation supported by EZ-Color that are superior to using the PWM alone:

- PrISM is a modulation technique that is developed and patented by Cypress. It results in reduced EMI as compared to the PWM technique while still providing adequate dimming control for LEDs.
- The Delta Sigma Modulated PWM technique provides higher resolution while using the same hardware resources as a conventional PWM.

LED dimming modulators use digital block resources. Digital blocks are configurable 8-bit digital peripherals. There are two types of digital blocks in the CY8CLED16P01: basic and communication. Usually, there are equal numbers of each. Any communication functions must be implemented using communication blocks but basic, noncommunication functions are implemented using either kind of block.

PWM and DSPWM modulators can have a dimming resolution of up to 16 bits. A PrISM modulator can theoretically have a dimming resolution of up to 32 bits, but the maximum recommended resolution for these modulators is 13 bits. This is because the output signal of a PrISM modulator has a frequency output range that increases with the resolution of the modulator. This increase in frequency output range is undesirable as it goes beyond the switching frequency of the current driver. Therefore, a resolution of 13 bits or lower is recommended for a PrISM modulator. Refer to application note AN47372, *PrISM Technology for LED Dimming* on http://www.cypress.com, for details.

To determine the number of digital blocks used by one PWM or PrISM modulator, use Equation 1. Note that a partial digital block cannot be used, so the result must always be rounded up. In Equation 1, n is the dimming resolution of the modulator. The resolution of dimming is determined by the color accuracy needed for the end application.

$$DigBlocks_{PWM,PRISM} = \frac{n}{8}$$

Equation 1

Document Number: 001-49263 Rev. *E



Equations 2 and 3 are used to determine how many digital blocks are needed by a DSPWM. The total dimming resolution of a DSPWM modulator is the total of the hardware PWM modulation resolution and extra resolution added by Delta Sigma modulation in the software. Equation 3 shows that the number of digital blocks needed is only determined by the hardware resolution.

$$DigBlocks_{DSPWM} = \frac{n_{HW}}{8}$$
 Equation 2

$$n_{Total} = n_{SW} + n_{HW}$$
 Equation 3

These equations show that more dimming resolution is achieved with a DSPWM modulator than with a PWM or PrISM modulator. A DSPWM modulator requires more code space and execution time to use.

Equations 1, 2, and 3 determine the number of digital blocks required by one modulator. The total number of blocks for all modulators is determined by adding up the digital blocks needed by each modulator used in the device.

The CY8CLED16P01 device has a variety of LED dimming configurations. Because it has 16 digital blocks, it can implement eight 16-bit PWM modulators, eight 12-bit PrISM modulators, or sixteen 12-bit DSPWM modulators (assuming the software resolution is 4 bits). As another example, it can implement four 10-bit PrISM modulators and still have 8 digital blocks left over to implement other digital functions.

The CY8CLED16P01 is a one-device solution for powerline communication and HB LED control. For an application that runs powerline communication and HB LED control simultaneously, the CY8CLED16P01 can implement four 16-bit PWM modulators, four 12-bit PrISM modulators, or eight 12-bit DSPWM modulators (assuming the software resolution is 4 bits).

2.2 Color Mixing Algorithm

Code algorithms to implement color mixing functionality work well with EZ-Color controllers. Color mixing algorithms convert a set of color coordinates that specify a color into the appropriate 8-bit dimming values for the LED dimming modulators. This enables the EZ-Color controller to be communicated on a higher level and maintain desired color and brightness levels.

The basic 3-channel color mixing firmware performing 8-bit LED dimming requires three 8-bit dimming blocks. The discussion on LED dimming modulation implies that it consumes three digital blocks. The addition of a simple temperature compensation algorithm using a thermistor consumes an additional digital block and analog block (for the ADC).

If the dimming resolution is increased, the number of digital blocks needed should be calculated accordingly.

2.3 LED Temperature Compensation

Many HB LED systems need to measure analog signals. One or more thermistors are often present to measure temperatures of the system and the LEDs. The CY8CLED16P01 measures an analog signal with an analog-to-digital converter (ADC). The device can implement a variety of flexible ADC implementations. The ADCs cover a wide range of resolutions and techniques and use varied number of digital and analog block resources. For help in selecting from this multitude of ADCs, refer to application note AN2239, *Analog – ADC Selection* on http://www.cypress.com. When designing with an EZ-Color device, the number of digital and analog blocks used by an ADC must be factored into the total number of digital and analog blocks that are used.

In a typical case, such as the 3-channel color mixing firmware IP developed by Cypress, the simple 8-bit incremental ADC is used. This module occupies one digital and one switched capacitor analog block.

Analog blocks come in two types: continuous time and switched capacitor blocks. The former enables continuous time functions such as comparators and programmable gain amplifiers. The switched capacitor blocks enable functions such as ADCs and filters.

Temperature sensors with an I^2C interface can also be used instead of raw thermistors, thereby eliminating the need for ADCs and complicated processing.

2.4 ColorLock Algorithm

ColorLock functionality uses feedback from an optical sensor in the system to adjust the LED dimming modulators correctly to "lock on" to a target color. This is similar to the concept of temperature compensation because it compensates for change in color. Instead of indirectly measuring change in color through temperature, it senses actual change in color and compensates for it.

The ColorLock algorithm implemented by Cypress requires the use of 10 digital blocks. Due to a 9-bit PrISM implementation, 6 digital blocks are used for dimming as in Equation 1. A 16-bit PWM and two 8-bit timers are also used to form the frame generator, pulse counter, and debounce counter.



2.5 Digital Communication

Most HB LED-based lighting systems require some form of digital communication to send and receive data to and from the light fixtures to control them. The CY8CLED16P01 is a one-device solution for HB LED lighting control and powerline communication. However, the CY8CLED16P01 supports several other data communication protocols, apart from powerline communication. These are listed in Table 2-1. Some of the hardware is dedicated for a protocol and does not use any digital blocks. Some protocols use digital blocks to implement the communication.

A DMX512 protocol receiver can be implemented using two digital blocks. This is a standard protocol that is common in stage and concert lighting systems. The receiver has a software programmable address and programmable number of channels that it can control. A typical DMX512 receiver implementation (developed by Cypress) controlling three LED channels consumes five digital blocks (three for the LED modulators).

Table 2-1. Digital Communication Resource Usage

Data Protocol	Digital Blocks	Communication Digital Blocks
DMX512 (Receiver)	2	1
DALI (Slave)	3	0
I ² C Master or Slave	0	0
Half Duplex UART	1	1
SPI Master or Slave	1	1

DALI is another lighting communication protocol that is common for large commercial buildings. The DALI slave can be implemented in EZ-Color consuming six digital blocks (three for the DALI slave and three to modulate 3 LED channels). The three blocks used to implement DALI need not be communication blocks as the Manchester encoding is performed in the software. Apart from these specific lighting communication protocols, the industry standard communication protocols such as I^2C , UART, and SPI can be implemented in any of the devices in the family. As examples, SPI can be used to interface to external WUSB devices, while I^2C can be used to interface to external microcontrollers.

Table 2-1 also shows the number of digital block resources that each type of communication block consumes.

2.6 Other Functions

The CY8CLED16P01 is capable of functions other than those previously discussed. Most functions that can be implemented with a standard microcontroller can be also implemented with the CY8CLED16P01.

Similar to regular PSoC devices, the CY8CLED16P01 also has dynamic reconfiguration ability. This is a technique that enables the device's digital and analog resources to be reused for different functions that may not be available simultaneously. For instance, consider the application to remotely control LED color/intensity (with current feedback) over powerlines using the CY8CLED16P01 for both PLC and LED color control. The PLC functionality and the current feedback do not necessarily need to happen at the same time. Therefore, the digital and analog blocks that implement the PLC functionality can dynamically reconfigure into resources that implement current feedback. By doing this, the CY8CLED16P01 device gets more functionality out of a fixed number of resources than would otherwise be possible. The only constraint on this technique is the amount of Flash and SRAM size required for the code to implement these functions. For more details on dynamic reconfiguration, refer to application note AN2104, PSoC Dynamic Reconfiguration.



3. PSoC Core

The CY8CLED16P01 is based on the Cypress PSoC[®] 1 architecture. The PSoC platform consists of many *Programmable System-on-chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/Os are included in a range of convenient pinouts and packages.

The PSoC architecture, as shown in Figure 3-1., consists of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing enables all the device resources to be combined into a complete custom system. The CY8CLED16P01 family can have up to five I/O ports that connect to the global digital and analog interconnects, providing access to 16 digital blocks and 12 analog blocks.

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose I/O).

Analog Port 6 Port 5 Port 7 Port 4 Port 3 Port 2 Port 1 Port 0 Drivers YSTEM BUS Global Digital Interconnect Global Analog Interconned SRAM **PSoC CORE** SROM Flash 32K 2K CPU Core (M8C) Sleep and Interrupt Watchdog Controller Multiple Clock Sources (Includes IMO, ILO, PLL, and ECO) DIGITAL SYSTEM ANALOG SYSTEM Analog Ref. Digital Analog Block Block Arrav Arrav Analog Input Muxing Two POR and LVD Internal Digital Decimator I²C Voltage Multiply Clocks System Resets Accums. Ref. SYSTEM RESOURCES

Figure 3-1. PSoC Architecture

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a 4 MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 25 vectors, to simplify programming of realtime embedded events. Program execution is timed and protected using the included Sleep and Watchdog timers (WDT).

Memory encompasses 32 KB of Flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using Flash. Program Flash uses four protection levels on blocks of 64 bytes, enabling customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5 percent over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for the digital system use. A low power 32 kHz ILO (internal low speed oscillator) is provided for the sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. When operating the Powerline Transceiver (PLT) user module, the ECO must be selected to ensure accurate protocol timing. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.


PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, enabling great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.



3.1 Programmable System Resources

Figure 3-2. Programmable System Resources

Powerline Communication Solution



Powerline Transceiver Packet

3.1.1 The Digital System

The digital system contains 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone, or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals called user module references. Digital peripheral configurations include:

- PWMs (8 to 32 bit)
- PWMs with Dead Band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to four)
- SPI master and slave (up to four each)
- I²C slave and multi-master (one available as a System Resource)
- Cyclical Redundancy Checker and Generator (8 to 32 bit)
- IrDA (up to 4)
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also enable signal multiplexing and perform logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.




Figure 3-3. Digital System Block Diagram



3.1.2 The Analog System

The analog system contains 12 configurable blocks, each containing an opamp circuit, enabling the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band pass, low pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (4 with 40 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (continuous time) and two SC (switched capacitor) blocks, as shown in the Figure 3-4. on page 12.





Figure 3-4. Analog System Block Diagram



3.1 Additional System Resources

Figure 3-5. Additional System Resources

Powerline Communication Solution



System Resources, some of which have been previously described, provide additional capability useful to complete systems. Resources include a multiplier, decimator, low voltage detection, and power on reset. The following statements describe the merits of each system resource.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I²C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are supported.
- Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.

4. Getting Started

The quickest way to understand Cypress's Powerline Communication offering is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). The latest version of PSoC Designer can be downloaded from www.cypress.com/PSoCDesigner. PSoC Designer 5.0 SP5 or later provides support for CY8CLED16P01 devices. This data sheet is an overview of the CY8CLED16P01 integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PLC Technical Reference Manual.

For up to date ordering, packaging, and electrical specification information, see the latest PLC device data sheets on the web at www.cypress.com/go/plc.

4.1 Application Notes

Application notes are an excellent introduction to the wide variety of possible PLC designs. They are located here: www.cypress.com/go/plc. Select Application Notes under the Support tab.

4.2 Development Kits

PLC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

4.3 Training

Free PLC technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

4.4 CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

4.5 Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

4.6 Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at www.cypress.com/support. If you cannot find an answer to your question, call technical support at 1-800-541-4736.



5. Development Tools

PSoC Designer is a Microsoft[®] Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built in support for third party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

5.1 PSoC Designer Software Subsystems

5.1.1 System-Level View

A drag-and-drop visual embedded system design environment based on PSoC Express. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Programmable System-on-Chip Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

5.1.2 Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.4. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

5.1.3 Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

5.1.4 Code Generation Tools

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

5.1.5 Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

5.1.6 Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

5.2 In-Circuit Emulator (ICE)

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



6. Designing with User Modules

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select Components
- 2. Configure Components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

6.1 Select Components

Both the system-level and chip-level views provide a library of prebuilt, pretested hardware peripheral components. In the system-level view, these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I²C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view, the components are called "user modules". User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

6.2 Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in the PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

6.3 Organize and Connect

You can build signal chains at the chip level by interconnecting user modules to each other and the IO pins, or connect system level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view, selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog to digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

6.4 Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the ICE where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



6.5 PLC User Modules

The CY8CLEDP01 has the Powerline Transceiver (PLT) User Module in PSoC Designer 5.0 SP5 or later. The PLT User Module (UM) enables data communication over powerlines up to baud rates of 2400 bps. This UM also exposes all the APIs from the network protocol for ease of application development. The UM, when instantiated, provides the user with three implementation modes:

- FSK Modem Only This mode enables the user to use the raw FSK modem and build any network protocol or application with the help of the APIs generated by the modem PHY.
- FSK Modem + Network Stack This mode allows the user to use the Cypress network protocol for PLC and build any application with the APIs provided by the network protocol.
- FSK Modem + Network Stack + I2C This mode allows the user to interface the CY8CLEDP01 with any other microcontroller or PSoC device. Users can also split the application between the PLC device and the external microcontroller. If the external microcontroller is a PSoC device, then the I2C UMs can be used to interface it with the PLC device.

Figure 6-1. shows the starting window for the PLT UM with the three implementation modes from which the user can choose.




Figure 6-1. PLT User Module

Refer to the application note AN55403 - "Estimating CY8CPLC20/CY8CLED16P01 Power Consumption" to determine the power consumption estimate of the CY8CLED16P01 chip with the PLT User Module, loaded along with the other User Modules.

6.1 Intelligent Lighting User Modules

The CY8CLED16P01 has the intelligent lighting control user modules along with the PLC user modules. These user modules enable the user to do the following:

- Control multiple channels, anywhere between 1 and 16.
- Enable temperature compensation and color feedback
- Provide algorithms for high CRI
- Control color with 1931 or 1976 gamuts and through CCT
- Provide additional communication interfaces such as DALI and DMX512



7. Document Conventions

7.1 Acronyms Used

This table lists the acronyms used in this data sheet.

Table 7-1. Acronyms

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
ICE	in-circuit emulator
IDE	integrated development environment
IO	input/output
ISSP	in-system serial programming
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PGA	programmable gain amplifier
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip
PWM	pulse width modulator
ROM	read only memory
SC	switched capacitor
SRAM	static random access memory

7.2 Units of Measure

A units of measure table is located in the section Electrical Specifications on page 25.

7.3 Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.



8. Pin Information

The CY8CLED16P01 PLC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, Vdd, and XRES are not capable of Digital I/O.

8.1 28-Pin Part Pinout

Pin No	Ту	pe		Description	Figure 8-1. CY8CL	ED1	6P01 28-P	in PLC Device
No.	Digital	Pin Name		Description	U			
1	IO	1	P0[7]	Analog Column Mux Input	A,I,P0[7]		\sim	
2	Rese	erved	RSVD	Reserved	RSVD	1		28■ Vdd 27■ FSK_IN
3		0	FSK_OUT	Analog FSK Output	FSK_OUT	2		26 P0[4],A,IO
4	10	I	P0[1]	Analog Column Mux Input	A,I,P0[1]	3		25 – RSVD
5	0		TX_SHUT DOWN	Output to disable PLC transmit circuitry in receive mode Logic '0' - When the Modem is trans- mitting Logic '1' - When the Modem is not transmitting	TX_ SHUTDOWN P2[5]■ A,I,P2[3]■ A,I,P2[1]■	4 5 6 7 8	SSOP	24 RSVD 23 P2[6], External VREF 22 AGND 21 RXCOMP_IN
6	10		P2[5]	-	RSVD 🗖	9		20 RXCOMP_OUT
7	10	1	P2[3]	Direct switched capacitor block input	I2C SCL, P1[7]	10		19 XRES
8	IO		P2[1]	Direct switched capacitor block input	I2C SDA, P1[5]	11		18 - P1[6]
9	Rese	erved	RSVD	Reserved	P1[3] =	12		17 P1[4], EXTCLK
10	IO		P1[7]	I2C Serial Clock (SCL)	I2C SCL, XTALin, P1[1]	13		16 P1[2]
11	10		P1[5]	I2C Serial Data (SDA)	Vss■	14		15 P1[0], XTALout, I2C SD.
12	10		P1[3]	XTAL_STABILITY. Connect a 0.1 uF capacitor between the pin and VSS.	_			
13	10		P1[1]	Crystal (XTALin) ^[2] , ISSP-SCLK ^[1] , I2C SCL				
14	Po	wer	Vss	Ground connection.				
15	10		P1[0]	Crystal (XTALout) ^[2] , ISSP-SDATA ^[1] , I2C SDA				
16	IO		P1[2]					
17	IO		P1[4]	Optional External Clock Input (EXTCLK) ^[2]				
18	10		P1[6]					
19	In	put	XRES	Active high external reset with internal pull down				
20		0	RXCOMP_ OUT	Analog Output to external Low Pass Filter Circuitry				
21		I	RXCOMP_ IN	Analog Input from the external Low Pass Filter Circuitry				
22		Ground	AGND	Analog Ground				
23	IO		P2[6]	External Voltage Reference (VREF)				
24	Rese	erved	RSVD	Reserved				
25	Rese	erved	RSVD	Reserved				
26	IO	Ю	P0[4]	Analog column mux input and column output				
27		Ι	FSK_IN	Analog FSK Input				
28	Po	wer	Vdd	Supply Voltage				

Table 8-1, 28-Pin Part Pinout (SSOP)

LEGEND: A = Analog, I = Input, O = Output, and RSVD = Reserved (should be left unconnected).

Notes

- These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Technical Reference Manual for details.
 When using the PLT user module, the external crystal is always required for protocol timing. For the FSK modem, either the PLL Mode should be enabled or the external 24MHz on P1[4] should be selected. The IMO should not be used.




8.1 48-Pin Part Pinout

Table 8-2. 48-Pin Part Pinout (QFN)^[3]

	Τv	pe		
Pin No.	Digital	Analog	Pin Name	Description
1	10		P2[3]	Direct switched capacitor block input
2	10		P2[1]	Direct switched capacitor block input
3	10	•	P4[7]	
4	10		P4[5]	
5	10		P4[3]	
6	10		P4[1]	
7		amicad	RSVD	Deserved
-		erved		Reserved
8	10		P3[7]	
9	10		P3[5]	
10	10		P3[3]	
11	10		P3[1]	
12	10		P5[3]	
13	10		P5[1]	
14	10		P1[7]	I2C Serial Clock (SCL)
15	10		P1[5]	I2C Serial Data (SDA)
16	IO		P1[3]	XTAL_STABILITY. Connect a 0.1 uF capacitor between the pin and VSS.
17	Ю		P1[1]	Crystal (XTALin) ^{I2]} , I2C Serial Clock (SCL), ISSP-SCLK ^[1]
18	Po	wer	Vss	Ground connection.
19	IO		P1[0]	Crystal (XTALout) ^[2] , I2C Serial Data (SDA), ISSP-SDATA ^[1]
20	10		P1[2]	
21	10		P1[4]	Optional External Clock Input (EXTCLK) ^[2]
22	10		P1[6]	
23	10		P5[0]	
24	10		P5[2]	
25	10		P3[0]	
26	10		P3[2]	
27	10		P3[4]	
28	10		P3[6]	
20	_	out	XRES	Active high external reset with internal pull
-		put		down
30	10		P4[0]	
31	10		P4[2]	
32	10		P4[4]	
33	10		P4[6]	
34		0	RXCOMP _OUT	Analog Output to external Low Pass Filter Circuitry
35		Ι	RXCOMP _IN	Analog Input from external Low Pass Filter Circuitry
36	Analog	Ground	AGND	Analog Ground
37	10		P2[6]	External Voltage Reference (VREF)
38	Rese	erved	RSVD	Reserved
39	Rese	erved	RSVD	Reserved
40	10	IO	P0[4]	Analog column mux input and column output
41		I	FSK_IN	Analog FSK Input
42	Po	wer	Vdd	Supply Voltage
43	10	1	P0[7]	Analog column mux input
44	Rese	erved	RSVD	Reserved
45		0	FSK_OUT	Analog FSK Output
46	10	I	P0[1]	Analog column mux input
47	0		TX_SHUT	Output to disable transmit circuitry in receive
			DOWN	mode Logic '0' - When the Modem is transmitting Logic '1' - When the Modem is not trans- mitting
48	10		P2[5]	
		$I = Input \cap =$	Output and	RSVD = Reserved (should be left unconnected

Figure 8-2. CY8CLED16P01 48-Pin PLC Device



LEGEND: A = Analog, I = Input, O = Output, and RSVD = Reserved (should be left unconnected).

Note

3. The QFN package has a center pad that must be connected to ground (Vss).



8.1 100-Pin Part Pinout (On-Chip Debug)

The 100-pin TQFP part is for the CY8CLED16P01-OCD On-Chip Debug PLC device. Note that the OCD parts are only used for in-circuit debugging. OCD parts are not available for production.


Table 8-3. 100-Pin OCD Part Pinout (TQFP)

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
1			NC	No Connection	51			NC	No Connection
2			NC	No Connection	52	10		P5[0]	
3	10	I	P0[1]	Analog Column Mux Input	53	10		P5[2]	
4	0		TX_SHUTD OWN	Output to disable transmit circuitry in receive mode Logic '0' - When the Modem is transmitting Logic '1' - When the Modem is not transmitting	54	10		P5[4]	
5	10		P2[5]		55	10		P5[6]	
6	10	1	P2[3]	Direct switched capacitor block input	56	10		P3[0]	
7	Ю	I	P2[1]	Direct switched capacitor block input	57	IO		P3[2]	
8	10		P4[7]		58	10		P3[4]	
9	10		P4[5]		59	IO		P3[6]	
10	10		P4[3]		60			HCLK	OCD high speed clock output
11	10		P4[1]		61			CCLK	OCD CPU clock output
12			OCDE	OCD even data I/O	62		iput	XRES	Active high pin reset with internal pull down
13	_		OCDO	OCD odd data output	63	10		P4[0]	
14	Rese		RSVD	Reserved	64	10		P4[2]	
15	Pov	ver	Vss	Ground Connection	65		wer	Vss	Ground Connection
16	10		P3[7]		66	10		P4[4]	
17	10		P3[5]		67	10	0	P4[6]	
18	10		P3[3]		68		0	RXCOMP_OUT	Analog Output to external Low Pass Filter Circuitry
19	10		P3[1]		69 7 0			RXCOMP_IN	Analog Input from external Low Pass Filter Circuitry
20	10		P5[7]		70	Gro	ound	AGND	Analog Ground
21	10		P5[5]		71		1	NC	No Connection
22 23	10 10		P5[3]		72 73	10		P2[6] NC	External Voltage Reference (VREF) input No Connection
23	10		P5[1] P1[7]	I2C Serial Clock (SCL)	73	Boo	erved	RSVD	Reserved
24	10		NC	No Connection	74	Res	ervea	NC	No Connection
25			NC	No Connection	75			NC	No Connection
20			NC	No Connection	70	Res	erved	RSVD	Reserved
28	10	1	P1[5]	I2C Serial Data (SDA)	78	1,000	orrou	NC	No Connection
29	10		P1[3]	I _{FMTEST} , XTAL_STABILITY. Connect a 0.1 uF capacitor between the pin and VSS.	79	10	10	P0[4]	Analog column mux input and column output, VREF
30	10		P1[1]*	Crystal (XTALin) ^[2] , I2C Serial Clock (SCL), TC SCLK	80		1	NC	No Connection
31			NC	No Connection	81			FSK_IN	Analog FSK Input
32	Pov	wer	Vdd	Supply Voltage	82		wer	Vdd	Supply Voltage
33			NC	No Connection	83		wer	Vdd	Supply Voltage
34	Pov	ver	Vss	Ground Connection	84		wer	Vss	Ground Connection
35			NC	No Connection	85	-	wer	Vss	Ground Connection
36	10		P7[7]		86	10		P6[0]	
37	10		P7[6]		87	10		P6[1]	
38	10		P7[5]		88	10		P6[2]	
39	10	1	P7[4]		89	10		P6[3]	
40	10		P7[3]		90	10		P6[4]	
41	10		P7[2]		91	10		P6[5]	
42 43	10 10		P7[1] P7[0]		92 93	10 10		P6[6] P6[7]	
43	10		P7[0] P1[0]*	Crystal (XTALout) ^[2] , I2C Serial Data (SDA), TC SDATA	93 94	10		NC	No Connection
45	10		P1[2]	VENTEST	95	10		P0[7]	Analog Column Mux Input
45	10		P1[4]	VEMTEST Optional External Clock Input (EXTCLK) ^[2]	96	10	<u> </u>		No Connection
47	10		P1[6]		97	Res	erved	RSVD	Reserved
48		l	NC	No Connection	98	1.03	Siveu	NC	No Connection
49			NC	No Connection	99		0	FSK OUT	Analog FSK Output
50			NC	No Connection	100			NC	No Connection
00			1.10					1	

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, TC/TM: Test, TC/TM: Test, RSVD = Reserved (should be left unconnected).







Not for Production



9. Register Reference

This section lists the registers of the CY8CLED16P01 PLC device. For detailed register information, refer to the PLC Technical Reference Manual.

9.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

9.2 Register Mapping Tables

The CY8CLEDP01 device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are reserved and should not be accessed.

Table 9-1	Register	Man	Bank () Table [.]	User Space
	Register	wap	Dank		User opace

Name	Addr (0,Hex)	Access		Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRTODR	00	RW	DBB20DR0	40	#	ASC10CR0	80	RW	RDI2RI	ĊÓ	RW
PRTOIE	01	RW	DBB20DR1	41	W	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0GS	02	RW	DBB20DR2	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0DM2	03	RW	DBB20CR0	43	#	ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DR	04	RW	DBB21DR0	44	#	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1IE	05	RW	DBB21DR1	45	W	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1GS	06	RW	DBB21DR2	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1DM2	07	RW	DBB21CR0	47	#	ASD11CR3	87	RW		C7	
PRT2DR	08	RW	DCB22DR0	48	#	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2IE	09	RW	DCB22DR1	49	W	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2GS	0A	RW	DCB22DR2	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2DM2	0B	RW	DCB22CR0	4B	#	ASC12CR3	8B	RW	RDI3LT0	СВ	RW
PRT3DR	0C	RW	DCB23DR0	4C	#	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3IE	0D	RW	DCB23DR1	4D	W	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3GS	0E	RW	DCB23DR2	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3DM2	0F	RW	DCB23CR0	4F	#	ASD13CR3	8F	RW		CF	
PRT4DR	10	RW	DBB30DR0	50	#	ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	DBB30DR1	51	W	ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW	DBB30DR2	52	RW	ASD20CR2	92	RW		D2	
PRT4DM2	13	RW	DBB30CR0	53	#	ASD20CR3	93	RW	IDX_PP	D3	RW
PRT5DR	14	RW	DBB31DR0	54	#	ASC21CR0	94	RW	MVR_PP	D4	RW
PRT5IE	15	RW	DBB31DR1	55	W	ASC21CR1	95	RW	MVW_PP	D5	RW
PRT5GS	16	RW	DBB31DR2	56	RW	ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW	DBB31CR0	57	#	ASC21CR3	97	RW	I2C_SCR	D7	#
PRT6DR	18	RW	DCB32DR0	58	#	ASD22CR0	98	RW	I2C_DR	D8	RW
PRT6IE	19	RW	DCB32DR1	59	W	ASD22CR1	99	RW	I2C_MSCR	D9	#
PRT6GS	1A	RW	DCB32DR2	5A	RW	ASD22CR2	9A	RW	INT_CLR0	DA	RW
PRT6DM2	1B	RW	DCB32CR0	5B	#	ASD22CR3	9B	RW	INT_CLR1	DB	RW
PRT7DR	1C	RW	DCB33DR0	5C	#	ASC23CR0	9C	RW	INT_CLR2	DC	RW
PRT7IE	1D	RW	DCB33DR1	5D	W	ASC23CR1	9D	RW	INT_CLR3	DD	RW
PRT7GS	1E	RW	DCB33DR2	5E	RW	ASC23CR2	9E	RW	INT_MSK3	DE	RW
PRT7DM2	1F	RW	DCB33CR0	5F	#	ASC23CR3	9F	RW	INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W

Access is bit specific.



Table 9-1. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
DCB02DR2	2A	RW		6A		MUL1_DH	ÂA	R	MUL0_DH	ÉA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
DBB10DR1	31	W	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
DCB12CR0	3B	#	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13DR0	3C	#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13DR1	3D	W	ACB03CR0	7D	RW	RDI1RO0	BD	RW	1	FD	
DCB13DR2	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCB13CR0	3F	#	ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#
Blank fields are	Reserved	and shoul	d not be accessed.			# Access is bit s	specific	•			

Blank fields are Reserved and should not be accessed.

Access is bit specific.

Table 9-2. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	CÒ	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW	DCB22FN	48	RW	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	CB	RW
PRT3DM0	0C	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23OU	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW		D4	
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW		D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
PRT6DM0	18	RW	DCB32FN	58	RW	ASD22CR0	98	RW		D8	
PRT6DM1	19	RW	DCB32IN	59	RW	ASD22CR1	99	RW		D9	
PRT6IC0	1A	RW	DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
PRT6IC1	1B	RW		5B		ASD22CR3	9B	RW		DB	
PRT7DM0	1C	RW	DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	
PRT7DM1	1D	RW	DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
PRT7IC0	1E	RW	DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC_CR4	DE	RW
PRT7IC1	1F	RW		5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	1	64	1		A4		VLT_CMP	E4	R

Blank fields are Reserved and should not be accessed.

Access is bit specific.



Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
25	RW		65			A5			E5	
26	RW	AMD_CR1	66	RW		A6			E6	
27		ALT_CR0	67	RW		A7		DEC_CR2	E7	RW
28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
2A	RW		6A			AA		BDG_TR	EA	RW
2B			6B			AB		ECO_TR	EB	W
2C	RW	TMP_DR0	6C	RW		AC			EC	
2D	RW	TMP_DR1	6D	RW		AD			ED	
2E	RW	TMP_DR2	6E	RW		AE			EE	
2F		TMP_DR3	6F	RW		AF			EF	
30	RW	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW	FLS_PR1	FA	RW
3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW	1	FC	
3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW	1	FD	
3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
3F	1	ACB03CR2	7F	RW	ł	BF	1	CPU_SCR0	FF	#
	(1,Hex) 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E	(1,Hex) Access 25 RW 26 RW 27 - 28 RW 29 RW 28 - 20 RW 22 RW 2B - 2C RW 2E RW 2F - 30 RW 31 RW 32 RW 33 - 34 RW 35 RW 36 RW 37 - 38 RW 39 RW 30 RW 32 RW 33 - 34 RW 35 RW 36 RW 37 - 38 - 30 RW 32 RW 33 -	(1,Hex) Access Name 25 RW AMD_CR1 26 RW AMD_CR1 27 ALT_CR0 28 RW ALT_CR1 29 RW CLK_CR2 2A RW ZL 2B Imp_DR0 2D RW TMP_DR1 2E RW TMP_DR3 30 RW ACB00CR3 31 RW ACB00CR1 32 RW ACB00CR1 33 ACB01CR3 35 RW ACB01CR0 36 RW ACB01CR1 37 ACB01CR1 38 RW ACB01CR1 37 ACB01CR1 38 RW ACB01CR1 38 RW ACB01CR2 38 RW ACB02CR1 38 ACW ACB02CR1 39 RW ACB02CR1 38 ACW ACB02CR1 39 <td>(1,Hex) Access Name (1,Hex) 25 RW 65 26 RW AMD_CR1 66 27 ALT_CR0 67 28 RW ALT_CR1 68 29 RW CLK_CR2 69 2A RW CLK_CR2 69 2A RW CLK_CR2 69 2A RW CLK_CR2 69 2C RW TMP_DR0 6C 2D RW TMP_DR1 6D 2E RW TMP_DR3 6F 30 RW ACB00CR3 70 31 RW ACB00CR0 71 32 RW ACB00CR1 72 33 ACB01CR3 74 35 RW ACB01CR0 75 36 RW ACB01CR1 76 37 ACB01CR2 77 38 RW ACB02CR3 78 39</td> <td>(1,Hex) Access Name (1,Hex) Access 25 RW 65 65 26 RW AMD_CR1 66 RW 27 ALT_CR0 67 RW 28 RW ALT_CR1 68 RW 29 RW CLK_CR2 69 RW 24 RW 6A 68 70 28 RW CLK_CR2 69 RW 29 RW CLK_CR2 69 RW 29 RW CLK_CR2 69 RW 20 RW TMP_DR0 6C RW 21 RW TMP_DR1 6D RW 22 RW TMP_DR3 6F RW 30 RW ACB00CR1 70 RW 31 RW ACB00CR1 72 RW 33 ACB00CR2 73 RW 34 RW ACB01CR0 75 RW<td>(1,Hex) Access Name (1,Hex) Access Name 25 RW 65 65 65 65 66 7</td><td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) 25 RW 65 A5 26 RW AMD_CR1 66 RW A6 27 ALT_CR0 67 RW A7 28 RW ALT_CR1 68 RW A8 29 RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A2 2B 6B A8 A8 22 RW AA 2D RW TMP_DR0 6C RW AC 28 2F TMP_DR3 6F RW AE 30 RW ACB00CR1 70 RW RDIORI B0 31 32 RW ACB00CR1 72 RW RDIOSYN B1</td><td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access 25 RW AMD_CR1 65 A5 A6 A5 26 RW AMD_CR1 66 RW A6 A6 27 ALT_CR0 67 RW A7 A6 28 RW ALT_CR1 68 RW A8 29 RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW AA 2B 6B AA AC AC 2D RW TMP_DR0 6C RW AC 2E RW TMP_DR1 6D RW AE 30 RW ACB00CR3 70 RW RDIORI B0 RW 31 RW ACB00CR1 72 RW RDIOIS B2 RW 33 ACB00CR2 73 RW RDIOITO B3</td><td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access Name 25 RW 65 65 A5 C A5 C 26 RW AMD_CR1 66 RW A6 C C 27 ALT_CR0 67 RW A7 DEC_CR2 28 RW ALT_CR1 68 RW A8 MO_TR 29 RW CLK_CR2 69 RW A9 ILO_TR 2A RW 6A A8 ECO_TR BDG_TR 28 68 A8 ECO_TR 210 RW TMP_DR1 6D RW AC C 210 RW TMP_DR2 6E RW AE C C 211 RW ACB00CR3 70 RW RDIORI B0 RW C 32 RW ACB00CR1 72 RW RDIORI B3</td><td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access Name (1,Hex) 25 RW AMD_CR1 65 As E5 26 RW AMD_CR1 66 RW A6 E6 27 ALT_CR0 67 RW A7 DEC_CR2 E7 28 RW ALT_CR1 68 RW A8 IMO_TR E8 29 RW CLK_CR2 69 RW A8 ILO_TR E9 2A RW 66 RW AA BDG_TR EA 2B 68 RW AC EC E7 E0 2C RW TMP_DR1 6D RW AC ED EC 2D RW TMP_DR3 6F RW AF E EE 2F TMP_DR3 6F RW AF E EE 31 RW ACB00CR3</td></td>	(1,Hex) Access Name (1,Hex) 25 RW 65 26 RW AMD_CR1 66 27 ALT_CR0 67 28 RW ALT_CR1 68 29 RW CLK_CR2 69 2A RW CLK_CR2 69 2A RW CLK_CR2 69 2A RW CLK_CR2 69 2C RW TMP_DR0 6C 2D RW TMP_DR1 6D 2E RW TMP_DR3 6F 30 RW ACB00CR3 70 31 RW ACB00CR0 71 32 RW ACB00CR1 72 33 ACB01CR3 74 35 RW ACB01CR0 75 36 RW ACB01CR1 76 37 ACB01CR2 77 38 RW ACB02CR3 78 39	(1,Hex) Access Name (1,Hex) Access 25 RW 65 65 26 RW AMD_CR1 66 RW 27 ALT_CR0 67 RW 28 RW ALT_CR1 68 RW 29 RW CLK_CR2 69 RW 24 RW 6A 68 70 28 RW CLK_CR2 69 RW 29 RW CLK_CR2 69 RW 29 RW CLK_CR2 69 RW 20 RW TMP_DR0 6C RW 21 RW TMP_DR1 6D RW 22 RW TMP_DR3 6F RW 30 RW ACB00CR1 70 RW 31 RW ACB00CR1 72 RW 33 ACB00CR2 73 RW 34 RW ACB01CR0 75 RW <td>(1,Hex) Access Name (1,Hex) Access Name 25 RW 65 65 65 65 66 7</td> <td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) 25 RW 65 A5 26 RW AMD_CR1 66 RW A6 27 ALT_CR0 67 RW A7 28 RW ALT_CR1 68 RW A8 29 RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A2 2B 6B A8 A8 22 RW AA 2D RW TMP_DR0 6C RW AC 28 2F TMP_DR3 6F RW AE 30 RW ACB00CR1 70 RW RDIORI B0 31 32 RW ACB00CR1 72 RW RDIOSYN B1</td> <td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access 25 RW AMD_CR1 65 A5 A6 A5 26 RW AMD_CR1 66 RW A6 A6 27 ALT_CR0 67 RW A7 A6 28 RW ALT_CR1 68 RW A8 29 RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW AA 2B 6B AA AC AC 2D RW TMP_DR0 6C RW AC 2E RW TMP_DR1 6D RW AE 30 RW ACB00CR3 70 RW RDIORI B0 RW 31 RW ACB00CR1 72 RW RDIOIS B2 RW 33 ACB00CR2 73 RW RDIOITO B3</td> <td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access Name 25 RW 65 65 A5 C A5 C 26 RW AMD_CR1 66 RW A6 C C 27 ALT_CR0 67 RW A7 DEC_CR2 28 RW ALT_CR1 68 RW A8 MO_TR 29 RW CLK_CR2 69 RW A9 ILO_TR 2A RW 6A A8 ECO_TR BDG_TR 28 68 A8 ECO_TR 210 RW TMP_DR1 6D RW AC C 210 RW TMP_DR2 6E RW AE C C 211 RW ACB00CR3 70 RW RDIORI B0 RW C 32 RW ACB00CR1 72 RW RDIORI B3</td> <td>(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access Name (1,Hex) 25 RW AMD_CR1 65 As E5 26 RW AMD_CR1 66 RW A6 E6 27 ALT_CR0 67 RW A7 DEC_CR2 E7 28 RW ALT_CR1 68 RW A8 IMO_TR E8 29 RW CLK_CR2 69 RW A8 ILO_TR E9 2A RW 66 RW AA BDG_TR EA 2B 68 RW AC EC E7 E0 2C RW TMP_DR1 6D RW AC ED EC 2D RW TMP_DR3 6F RW AF E EE 2F TMP_DR3 6F RW AF E EE 31 RW ACB00CR3</td>	(1,Hex) Access Name (1,Hex) Access Name 25 RW 65 65 65 65 66 7	(1,Hex) Access Name (1,Hex) Access Name (1,Hex) 25 RW 65 A5 26 RW AMD_CR1 66 RW A6 27 ALT_CR0 67 RW A7 28 RW ALT_CR1 68 RW A8 29 RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW A2 2B 6B A8 A8 22 RW AA 2D RW TMP_DR0 6C RW AC 28 2F TMP_DR3 6F RW AE 30 RW ACB00CR1 70 RW RDIORI B0 31 32 RW ACB00CR1 72 RW RDIOSYN B1	(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access 25 RW AMD_CR1 65 A5 A6 A5 26 RW AMD_CR1 66 RW A6 A6 27 ALT_CR0 67 RW A7 A6 28 RW ALT_CR1 68 RW A8 29 RW CLK_CR2 69 RW A9 2A RW CLK_CR2 69 RW AA 2B 6B AA AC AC 2D RW TMP_DR0 6C RW AC 2E RW TMP_DR1 6D RW AE 30 RW ACB00CR3 70 RW RDIORI B0 RW 31 RW ACB00CR1 72 RW RDIOIS B2 RW 33 ACB00CR2 73 RW RDIOITO B3	(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access Name 25 RW 65 65 A5 C A5 C 26 RW AMD_CR1 66 RW A6 C C 27 ALT_CR0 67 RW A7 DEC_CR2 28 RW ALT_CR1 68 RW A8 MO_TR 29 RW CLK_CR2 69 RW A9 ILO_TR 2A RW 6A A8 ECO_TR BDG_TR 28 68 A8 ECO_TR 210 RW TMP_DR1 6D RW AC C 210 RW TMP_DR2 6E RW AE C C 211 RW ACB00CR3 70 RW RDIORI B0 RW C 32 RW ACB00CR1 72 RW RDIORI B3	(1,Hex) Access Name (1,Hex) Access Name (1,Hex) Access Name (1,Hex) 25 RW AMD_CR1 65 As E5 26 RW AMD_CR1 66 RW A6 E6 27 ALT_CR0 67 RW A7 DEC_CR2 E7 28 RW ALT_CR1 68 RW A8 IMO_TR E8 29 RW CLK_CR2 69 RW A8 ILO_TR E9 2A RW 66 RW AA BDG_TR EA 2B 68 RW AC EC E7 E0 2C RW TMP_DR1 6D RW AC ED EC 2D RW TMP_DR3 6F RW AF E EE 2F TMP_DR3 6F RW AF E EE 31 RW ACB00CR3

Table 9-2. Register Map Bank 1 Table: Configuration Space (continued)

Blank fields are Reserved and should not be accessed.

Access is bit specific.



10. Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8CLED16P01 device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com.

Specifications are valid for -40°C \leq T_A \leq 85°C and T_J \leq 100°C, except where noted.

The following table lists the units of measure that are used in this section.

Table 10-1. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degrees Celsius	μW	microwatts
dB	decibels	mA	milliamperes
fF	femtofarads	ms	milliseconds
Hz	hertz	mV	millivolts
KB	1024 bytes	nA	nanoamperes
Kbit	1024 bits	ns	nanoseconds
kHz	kilohertz	nV	nanovolts
kΩ	kilohms	Ω	ohms
MHz	megahertz	pА	picoamperes
MΩ	megaohms	pF	picofarads
μΑ	microamperes	рр	peak-to-peak
μF	microfarads	ppm	parts per million
μH	microhenrys	ps	picoseconds
μS	microseconds	sps	samples per second
μV	microvolts	σ	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts

10.1 Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 10-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage tempera- tures above 65°C degrade reliability.
T _A	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V _{IO}	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
V _{IOZ}	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	-	+50	mA	
I _{MAIO}	Maximum Current into any Port Pin Configured as Analog Driver	-50	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	-	_	V	Human Body Model ESD
LU	Latch-up Current	_	-	200	mA	



10.2 Operating Temperature

Table 10-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	-	+85	°C	
Тյ	Junction Temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 41. The user must limit the power consumption to comply with this requirement.

10.3 DC Electrical Characteristics

10.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	4.75	-	5.25	V	
I _{DD}	Supply Current	_	8	14	mA	Conditions are 5.0V, $T_A = 25^{\circ}C$, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
V _{REF}	Reference Voltage (Bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate Vdd.

10.3.2 DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature range: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-5. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull Up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull Down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 1.0	-	-	V	IOH = 10 mA, (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V _{OL}	Low Output Level	_	-	0.75	V	IOL = 25 mA, (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
I _{ОН}	High Level Source Current	10	-	-	mA	VOH = Vdd-1.0V, see the limitations of the total current in the note for VOH
I _{OL}	Low Level Source Current	25	-	-	mA	VOL = 0.75V, see the limitations of the total current in the note for VOL
V _{IL}	Input Low Level	-	_	0.8	V	
V _{IH}	Input High Level	2.1	_		V	
V _H	Input Hysterisis	_	60	_	mV	
IIL	Input Leakage (Absolute Value)	-	1	_	nA	Gross tested to 1 µA.
C _{IN}	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25° C.



10.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (Absolute Value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High		1.6 1.3	10 8	mV mV	
TCV _{OSOA}	Power = High, Opamp Bias = High Average Input Offset Voltage Drift	-	1.2 7.0	7.5 35.0	mV μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	200	-	pA	Gross tested to 1 µA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range. All cases, except highest. Power = High, Opamp Bias = High	0.0 0.5		Vdd Vdd - 0.5	V V	
CMRR _{OA}	Common Mode Rejection Ratio	60	_	_	dB	
G _{OLOA}	Open Loop Gain	80	_	_	dB	
V _{OHIGHOA}	High Output Voltage Swing (Internal Signals)	Vdd - 0.01	-	-	V	
V _{OLOWOA}	Low Output Voltage Swing (Internal Signals)	_	-	0.1	V	
ISOA	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	67	80	-	dB	$\label{eq:Vss} \begin{array}{l} Vss \leq VIN \leq (Vdd \ - \ 2.25) \ \text{or} \\ (Vdd \ - \ 1.25V) \leq VIN \leq Vdd. \end{array}$

Table 10-6. 5V DC Operational Amplifier Specifications

10.3.4 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C $\leq T_A \leq 85^{\circ}$ C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low Power Comparator (LPC) Reference Voltage Range	0.2	-	Vdd - 1	V	
I _{SLPC}	LPC Supply Current	-	10	40	μA	
V _{OSLPC}	LPC Voltage Offset	-	2.5	30	mV	



10.3.5 DC Analog Output Buffer Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-8. DC Analog Output Buffer Specification

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance Power = Low Power = High		_	1	W W	
V _{OHIGHOB}	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 × Vdd + 1.3 0.5 × Vdd + 1.3	-	-	V V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	-	-	0.5 × Vdd - 1.3 0.5 × Vdd - 1.3	v v	
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High		1.1 2.6	2 5	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	40	64	_	dB	

10.3.6 DC Analog Reference Specifications

Table 10-9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C $\leq T_A \leq 85^{\circ}$ C. Typical parameters apply to 5V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Table 10-9. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
V _{BG5}	Bandgap Voltage Reference 5V	1.28	1.30	1.32	V
-	$AGND = Vdd/2^{[4]}$	Vdd/2 - 0.02	Vdd/2	Vdd/2 + 0.02	V
-	AGND = 2 x Bandgap ^[4]	2.52	2.60	2.72	V
_	$AGND = P2[4] (P2[4] = Vdd/2)^{[4]}$	P2[4] - 0.013	P2[4]	P2[4] + 0.013	V
-	AGND = Bandgap ^[4]	1.27	1.3	1.34	V
_	AGND = 1.6 x Bandgap ^[4]	2.03	2.08	2.13	V
-	AGND Block to Block Variation (AGND = Vdd/2) ^[4]	-0.034	0.000	0.034	V
-	RefHi = Vdd/2 + Bandgap	Vdd/2 + 1.21	Vdd/2 + 1.3	Vdd/2 + 1.382	V
-	RefHi = 3 x Bandgap	3.75	3.9	4.05	V
-	RefHi = 2 x Bandgap + P2[6] (P2[6] = 1.3V)	P2[6] + 2.478	P2[6] + 2.6	P2[6] + 2.722	V
-	RefHi = P2[4] + Bandgap (P2[4] = Vdd/2)	P2[4] + 1.218	P2[4] + 1.3	P2[4] + 1.382	V
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.058	P2[4] + P2[6]	P2[4] + P2[6] + 0.058	V

Note

4. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is $1.3V \pm 0.02V$.



Table 10-9. 5V DC Analog Reference Specifications (continued)

Symbol	Description	Min	Тур	Мах	Units
-	RefHi = 2 x Bandgap	2.50	2.60	2.70	V
-	RefHi = 3.2 x Bandgap	4.02	4.16	4.29	V
-	RefLo = Bandgap	BG - 0.082	BG + 0.023	BG + 0.129	V
-	RefLo = 2 x Bandgap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
-	RefLo = P2[4] – Bandgap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

10.3.7 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-10. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor Unit Value (Continuous Time)	-	12.2	-	kΩ	
C _{SC}	Capacitor Unit Value (Switch Cap)	-	80	-	fF	

10.3.8 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C = TA = 85^{\circ}C$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-11. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
VPPOR2R	Vdd Value for PPOR Trip (positive ramp) PORLEV[1:0] = 10b	-	4.55	-	V	
VPPOR2	Vdd Value for PPOR Trip (negative ramp) PORLEV[1:0] = 10b	_	4.55	_	V	
	PPOR Hysteresis PORLEV[1:0] = 10b	-	0	_	mV	
VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 110b VM[2:0] = 111b	4.63 4.72	4.73 4.81	4.82 4.91	V V	



10.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-12.	DC Programming	Specifications
--------------	-----------------------	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
I _{DDP}	Supply Current During Programming or Verify	-	10	30	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.2	-	-	V	
I _{ILP}	Input Current when Applying V _{ILP} to P1[0] or P1[1] During Programming or Verify	-	_	0.2	mA	Driving internal pull down resistor
I _{IHP}	Input Current when Applying V _{IHP} to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull down resistor
V _{OLV}	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	-	-	-	Erase/write cycles per block
Flash _{ENT}	Flash Endurance (total) ^[5]	1,800,0 00	-	-	-	Erase/write cycles
Flash _{DR}	Flash Data Retention	10	_	_	Years	

10.4 AC Electrical Characteristics

10.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Note See the individual user module data sheets for information on maximum frequencies for user modules.

Table 10-13.	AC Chip-L	evel Specifications
--------------	-----------	---------------------

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6	MHz	Trimmed for 5V operation using factory trim values. SLIMO Mode = 0.
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.5	6	6.5 ^[6]	MHz	Trimmed for 5V operation using factory trim values. SLIMO Mode = 1.
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.6 ^[6]	MHz	
F _{48M}	Digital PSoC Block Frequency	0	48	49.2 ^[6, 7]	MHz	Refer to the AC Digital Block Specifications below.
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F _{32K2}	External Crystal Oscillator	-	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.

Notes


A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles). For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.
 Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
 See the individual user module data sheets for information on maximum frequencies for user modules.



Table 10-13. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
F _{32K_U}	Internal Low Speed Oscillator (ILO) Untrimmed Frequency	5	-	-	kHz	After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this.
F _{PLL}	PLL Frequency	-	23.986	-	MHz	A multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	-	-	600	ps	
T _{PLLSLEW}	PLL Lock Time	0.5	-	10	ms	
T _{PLLSLEWLOW}	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
T _{OS}	External Crystal Oscillator Startup to 1%	-	250	500	ms	
T _{OSACC}	External Crystal Oscillator Startup to 100 ppm	_	300	600	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{OSACC} period. Correct operation assumes a properly loaded 1 μ W maximum drive level 32.768 kHz crystal40°C $\leq T_A \leq$ 85°C.
Jitter32k	32 kHz Period Jitter	_	100		ns	
T _{XRST}	External Reset Pulse Width	10	-	-	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	
DC _{ILO}	Internal Low Speed Oscillator Duty Cycle	20	50	80	%	
Step24M	24 MHz Trim Step Size	_	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2	MHz	Trimmed using factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	-	600		ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
SR _{POWER_UP}	Power Supply Slew Rate	-	-	250	V/ms	Vdd slew rate during power up.
T _{POWERUP}	Time from end of POR to CPU executing code	_	16	100	ms	Power up from 0V. See the System Resets section of the PSoC Technical Reference Manual.

Figure 10-1. PLL Lock Timing Diagram




Document Number: 001-49263 Rev. *E














Figure 10-4. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 10-5. 32 kHz Period Jitter (ECO) Timing Diagram



10.4.2 AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C $\leq T_A \leq 85^{\circ}$ C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Мах	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	-	12.3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	_	ns	10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	-	ns	10% - 90%


Table 10-14. AC GPIO Specifications

Document Number: 001-49263 Rev. *E

Page 32 of 46



Figure 10-6. GPIO Timing Diagram



10.4.3 AC Operational Amplifier Specifications

Table 10-15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C $\leq T_A \leq 85^{\circ}$ C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	3.9	μS	
	Power = Medium, Opamp Bias = High	-	-	0.72	μS	
	Power = High, Opamp Bias = High	-	_	0.62	μS	
T _{SOA}	Falling Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	—	-	5.9	μS	
	Power = Medium, Opamp Bias = High	-	-	0.92	μS	
	Power = High, Opamp Bias = High	-	-	0.72	μS	
SR _{ROA}	Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	-	-	V/μs	
	Power = Medium, Opamp Bias = High	1.7	-	-	V/μs	
	Power = High, Opamp Bias = High	6.5	-	-	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	-	-	V/μs	
	Power = Medium, Opamp Bias = High	0.5	-	-	V/μs	
	Power = High, Opamp Bias = High	4.0	-	-	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	-	-	MHz	
	Power = Medium, Opamp Bias = High	3.1	-	-	MHz	
	Power = High, Opamp Bias = High	5.4	-	-	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	Ι	100	_	nV/rt-Hz	

Table 10-15. 5V AC Operational Amplifier Specifications

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.








Figure 10-7. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 10-8. Typical Opamp Noise

10.4.4 AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-16. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC response time	-	_	50	μS	\geq 50 mV overdrive comparator reference set within V _{REFLPC} .



10.4.5 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency			49.2	MHz	
Timer	Capture Pulse Width	50 ^[9]	_	-	ns	
	Maximum Frequency, No Capture	-	-	49.2	MHz	
	Maximum Frequency, With Capture	-	-	24.6	MHz	
Counter	Enable Pulse Width	50 ^[9]	_	-	ns	
	Maximum Frequency, No Enable Input	_	_	49.2	MHz	
	Maximum Frequency, Enable Input	_	_	24.6	MHz	
Dead Band	Kill Pulse Width:			•	•	
	Asynchronous Restart Mode	20	_	-	ns	
	Synchronous Restart Mode	50 ^[9]	_	-	ns	
	Disable Mode	50 ^[9]	_	_	ns	
	Maximum Frequency	_	_	49.2	MHz	
CRCPRS (PRS Mode)	Maximum Input Clock Frequency		-	49.2	MHz	
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	_	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	-	-	4.1	MHz	
	Width of SS_Negated Between Transmissions	50 ^[8]	_	-	ns	
Transmitter	Maximum Input Clock Frequency Vdd \ge 4.75V, 2 Stop Bits	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
	· · · · · · · · · · · · · · · · · · ·	-	-	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency Vdd \ge 4.75V, 2 Stop Bits	_	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
		_	_	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.

Table 10-17. AC Digital Block Specifications

Note 8. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



10.4.6 AC Analog Output Buffer Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-18. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Т _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High	-		4 4	μs μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High			3.4 3.4	μs μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load Power = Low Power = High	0.5 0.5			V/μs V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load Power = Low Power = High	0.55 0.55		-	V/μs V/μs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3 dB BW, 100 pF Load Power = Low Power = High	0.8 0.8			MHz MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3 dB BW, 100 pF Load Power = Low Power = High	300 300	_ _	_ _	kHz kHz	

10.4.7 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-19. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency	0.093	-	24.6	MHz	
-	High Period	20.6	-	5300	ns	
-	Low Period	20.6	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

10.4.8 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C $\leq T_A \leq 85^{\circ}$ C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-20. AC Programming Specifications

Symbol	Description	Min	Тур	Мах	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	-	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	-	20	ns	
T _{SSCLK}	Data Setup Time to Falling Edge of SCLK	40	_	_	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	-	10	-	ms	
T _{WRITE}	Flash Block Write Time	-	40	_	ms	



Table 10-20. AC Programming Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	-	-	45	ns	
T _{ERASEALL}	Flash Erase Time (Bulk)	-	80	-	ms	Erase all Blocks and protection fields at once
T _{PROGRAM_HOT}	Flash Block Erase + Flash Block Write Time	-	-	100 ^[9]	ms	0°C <= Tj <= 100°C
T _{PROGRAM_COLD}	Flash Block Erase + Flash Block Write Time	-	-	200 ^[9]	ms	-40°C <= Tj <= 0°C


10.4.9 AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-21. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description		rd Mode	Fast	Mode	Units	Notes	
Symbol	Description	Min	Max	lax Min Max		Units	NOLES	
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz		
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs		
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	-	1.3	-	μS		
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	-	0.6	-	μS		
T _{SUSTAI2C}	Setup Time for a Repeated START Condition	4.7	-	0.6	-	μS		
T _{HDDATI2C}	Data Hold Time	0	-	0	-	μS		
T _{SUDATI2C}	Data Setup Time	250	-	100 ^[10]	-	ns		
T _{SUSTOI2C}	Setup Time for STOP Condition	4.0	-	0.6	-	μS		
T _{BUFI2C}			-	1.3	-	μS		
T _{SPI2C} Pulse Width of spikes are suppressed by the input filter		-	-	0	50	ns		

Figure 10-9. Definition for Timing for Fast/Standard Mode on the I²C Bus Packaging Dimensions



Notes

- 9. For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com for more information.
 10. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If this device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Document Number: 001-49263 Rev. *E





11. Packaging Information

This section illustrates the packaging specifications for the CY8CLED16P01 PLC device, along with the thermal impedances for each package, and the typical package capacitance on crystal pins.

Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.

11.1 Packaging Dimensions





Figure 11-1. 28-Pin (210-Mil) SSOP

51-85079 *C



Figure 11-2. 48-Pin (7x7 mm) QFN




 LF48A
 STANDARD
 001-12919 *A


 LY48A
 LEAD FREE

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.

Important Note Pinned vias for thermal conduction are not required for the low-power PSoC devices.







Document Number: 001-49263 Rev. *E

Page 40 of 46



11.1 Thermal Impedances

Table 11-1. Thermal Impedances per Package

Package	Typical θ _{JA} ^[11]
28 SSOP	94°C/W
48 QFN ^[12]	28°C/W
100 TQFP	50°C/W

11.2 Capacitance on Crystal Pins

Table 11-2. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28 SSOP	2.8 pF
48 QFN	1.8 pF
100 TQFP	3.1 pF

11.3 Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 11-3. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature ^[13]	Maximum Peak Temperature
28 SSOP	240°C	260°C
48 QFN	220°C	260°C
100 TQFP	220°C	260°C

Notes

11. T_J = T_A + POWER × θ_{JA}
12. To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.
13. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



12. Development Tool Selection

12.1 Software

12.1.1 PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

12.1.2 PSoC Programmer

PSoC Programmer is a very flexible programming application. It is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either in a standalone configuration or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

12.2 Development Kits

All development kits are sold at the Cypress Online Store.

12.2.1 CY3276-Programmable HV PLC + EZ-Color™ Development Kit

The CY3276 is used for prototyping and development on the CY8CLED16P01 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The hardware contains the high voltage coupling circuit for 110 VAC to 240 VAC powerline, which is compliant with the CENELEC/FCC standards. This board also has an onboard switch mode power supply. The kit includes:

- One High Voltage (110 to 230VAC) PLC Board. Cypress recommends that a user purchases two CY3276 kits to set up a two-node PLC subsystem for evaluation and development.
- LED Daughter Card
- CY8CLED16P01-OCD (100 TQFP)
- Software CD
- Supporting Literature
- MiniProg1
- 12.2.2 CY3277-Programmable LV PLC + EZ-Color Development Kit

The CY3277-PLC is used for prototyping and development on the CY8CLED16P01 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports advanced emulation features. The hardware contains the low voltage coupling circuit for 12-24V AC/DC powerline. The kit includes:

- One Low Voltage (12 to 24V AC/DC) PLC Board. Cypress recommends that a user purchases two CY3275 kits to set up a two-node PLC subsystem for evaluation and development
- LED Daughter Card
- CY8CLED16P01-OCD (100 TQFP)
- Software CD
- Supporting Literature
- MiniProg1

12.2.3 CY3250-PLC Pod Kits

The CY3250-PLC Pod Kits are essential for development purposes as they provide the users a medium to emulate and debug their designs. The pod kits are available for all the available footprints. The details are:

- CY3250-LED16P01NQ One SSOP Pod (CY8CLED16P01-OCD), Two 28-SSOP Feet, One 3250-Flex Cable, One 28-SSOP Foot Mask
- CY3250-LED16P01QFN One QFN Pod (CY8CLED16P01-OCD), Two 48-QFN Feet, One 3250-Flex Cable
- CY3250-LED16P01NQ-POD Two SSOP Pods (CY8CLED16P01-OCD)
- CY3250-LED16P01QFN-POD Two QFN Pods (CY8CLED16P01-OCD)

12.2.4 CY3215-DK Basic Development Kit

The CY3215-DK is used for prototyping and development with PSoC Designer. This kit can be used in conjunction with the PLC kits to support in-circuit emulation. The software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples



12.3 Evaluation Kits

The evaluation kits do not have on-board powerline capability, but can be used with a PLC kit for evaluation purposes. All evaluation tools are sold at the Cypress Online Store.

12.3.1 CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

12.3.2 CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

12.3.3 CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator, and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

12.4 Device Programmers

All device programmers are purchased from the Cypress Online Store.

12.4.1 CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

12.4.2 CY3207 ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment.

Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

12.4.3 Third Party Tools

Several tools are specially designed by the following third party vendors to accompany PSoC devices during development and production. Specific details of each of these tools are found at http://www.cypress.com under Support.

12.4.4 Build a PSoC Emulator into Your Board

For details on emulating the circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note AN2323 *Debugging - Build a PSoC Emulator into Your Board* at

http://www.cypress.com/design/AN2323.




13. Ordering Information

The following table lists the CY8CLED16P01 PLC device family key package features and ordering codes.

Table 13-1. CY8CLED16P01 PLC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	RAM (Bytes)	Temperature Range	Digital PSoC Blocks	Analog PSoC Blocks	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
28-Pin (210 Mil) SSOP	CY8CLED16P01-28PVXI	32K	2K	-40°C to +85°C	16	12	24	12	4	Yes
28-Pin (210 Mil) SSOP (Tape and Reel)	CY8CLED16P01-28PVXIT	32K	2K	-40°C to +85°C	16	12	24	12	4	Yes
48-Pin QFN	CY8CLED16P01-48LFXI	32K	2K	-40°C to +85°C	16	12	44	12	4	Yes
48-Pin QFN (Sawn)	CY8CLED16P01-48LTXI	32K	2K	-40°C to +85°C	16	12	44	12	4	Yes
48-Pin QFN (Sawn) (Tape and Reel)	CY8CLED16P01-48LTXIT	32K	2K	-40°C to +85°C	16	12	44	12	4	Yes
100-Pin OCD TQFP ^[14]	CY8CLED16P01-OCD	32K	2K	-40°C to +85°C	16	12	64	12	4	Yes

14. Ordering Code Definitions



Note

14. This part may be used for in-circuit debugging. It is not available for production.



15. Document History Page

		Y8CLED16P01 r: 001-49263	Powerline Co	ommunication Solution
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2575716	GHH/PYRS	10/01/08	New Datasheet
*A	2731927	GHH/HMT/ DSG	07/06/09	Added - Configurable baud rates and FSK Frequencies - PLC Pod Kits for development purposes Modified - Pin information for all packages
*B	2748537	GHH	See ECN	Added Sections on 'Getting Started' and 'Document Conventions' Modified the following Electrical Parameters - FIMO6 Min: Changed from 5.75 MHz to 5.5 MHz - FIMO6 Max: Changed from 6.35 MHz to 6.5 MHz - SPIS (Maximum input clock frequency): Changed from 4.1 ns to 4.1 MHz - TWRITE (Flash Block Write Time): Changed from 40 ms to 10 ms
*C	2752799	GHH	08/17/09	Posting to external web.
*D	2759000	GHH	09/02/2009	Fixed typos in the data sheet. Updated Figure 1-2. on page 2 and Figure 3-1. on page 10.
*E	2778970	FRE	10/05/2009	Added a table for DC POR and LVD Specifications Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: - Modified FIMO6, TWRITE, and Power Up IMO to Switch specifications - Added IOH, IOL, DCILO, F32K_U, TPOWERUP, TERASEALL, and SRPOWER_UP specifications Added 48-Pin QFN (Sawn) package diagram and CY8CLED16P01-48LTXI and CY8CLED16P01-48LTXIT part details in the Ordering Information table Updated section 5 and Tables 10-1, 10-2, and 10-3 to state the requirement to use the external crystal for PLC protocol timing Table 10-1 and Figure 10-1: Changed pins 9 and 25 from NC to RSVD Table 10-2 and Figure 10-2: Changed pins 7 and 39 from NC to RSVD Table 10-3 and Figure 10-3: Changed pins 14 and 77 from NC to RSVD Tables 10-1, 10-2, 10-3: Added explanation to Connect a 0.1 uF capacitor between XTAL_Stability and VSS. Fixed minor typos



16. Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at www.cypress.com/go/home/order/sales.

Products

PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

© Cypress Semiconductor Corporation, 2008-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-49263 Rev. *E

Revised October 05, 2009

Page 46 of 46

PSoC® and CapSense® are registered trademarks and PSoC Designer and EZ-Color are trademarks of Cypress Semiconductor Corp. All products and company names mentioned in this document may be the trademarks of their respective holders.