# Advance Information

# General Purpose Sensitive Gate Silicon Controlled Rectifier

# **Reverse Blocking Thyristor**

PNPN device designed for line-powered general purpose applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in a cost effective plastic TO-226AA package.

- Sensitive Gate Allows Direct Triggering by Microcontrollers and Other Logic Circuits
- On–State Current Rating of 0.8 Amperes RMS at 80°C
- Surge Current Capability 10 Amperes
- Immunity to dV/dt 20 V/usec Minimum at 110°C
- Glass-Passivated Surface for Reliability and Uniformity
- Device Marking: NCR169D, Date Code

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1.) (T <sub>J</sub> = -40 to 110°C, Sine Wave, 50 to 60 Hz; Gate Open)	V <sub>DRM,</sub> V <sub>RRM</sub>	400	Volts
On-State RMS Current (T <sub>C</sub> = 80°C) 180° Conduction Angles	I <sub>T(RMS)</sub>	0.8	Amp
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, T <sub>J</sub> = 25°C)	I <sub>TSM</sub>	10	Amps
Circuit Fusing Consideration (t = 10 ms)	I <sup>2</sup> t	0.415	A <sup>2</sup> s
Forward Peak Gate Power $(T_A = 25^{\circ}C, \text{ Pulse Width } \leq 1.0 \mu\text{s})$	$P_{GM}$	0.1	Watt
Forward Average Gate Power (T <sub>A</sub> = 25°C, t = 20 ms)	$P_{G(AV)}$	0.10	Watt
Forward Peak Gate Current $(T_A = 25^{\circ}C, \text{ Pulse Width } \leq 1.0 \mu\text{s})$	I <sub>GM</sub>	1.0	Amp
Reverse Peak Gate Voltage $(T_A = 25^{\circ}C, \text{ Pulse Width } \leq 1.0 \mu\text{s})$	$V_{GRM}$	5.0	Volts
Operating Junction Temperature Range  @ Rate V <sub>RRM</sub> and V <sub>DRM</sub>	$T_J$	–40 to 110	°C
Storage Temperature Range	T <sub>stg</sub>	–40 to 150	°C


<sup>1.</sup> V<sub>DRM</sub> and V<sub>RRM</sub> for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.




## ON Semiconductor™

http://onsemi.com

# SCR 0.8 AMPERES RMS 400 VOLTS



### MARKING DIAGRAM



PIN ASSIGNMENT			
1	Cathode		
2	Gate		
3	Anode		

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{ hetaJC} \ R_{ hetaJA}$	75 200	°C/W
Lead Solder Temperature (<1/16" from case, 10 secs max)	$T_L$	260	°C

## FI FCTRICAL CHARACTERISTICS (To


Characteristic	Symbol	Min	Тур	Max	Unit		
OFF CHARACTERISTICS							
Peak Repetitive Forward or Reverse Blocking Current (Note 1.) ( $V_D$ = Rated $V_{DRM}$ and $V_{RRM}$ ; $R_{GK}$ = 1.0 k $\Omega$ )	T <sub>C</sub> = 25°C T <sub>C</sub> = 110°C	I <sub>DRM</sub> , I <sub>RRM</sub>	_ _	- -	10 0.1	μA mA	
ON CHARACTERISTICS							
Peak Forward On–State Voltage <sup>(*)</sup> (I <sub>TM</sub> = 1.0 Amp Peak @ T <sub>A</sub> = 25°C)		$V_{TM}$	_	_	1.7	Volts	
Gate Trigger Current (Continuous dc) (Note 2.) (V <sub>AK</sub> = 12 V, R <sub>L</sub> = 100 Ohms)	T <sub>C</sub> = 25°C	I <sub>GT</sub>	_	40	200	μΑ	
Holding Current (Note 2.) (V <sub>AK</sub> = 12 V, I <sub>GT</sub> = 0.5 mA)	$T_C = 25^{\circ}C$ $T_C = -40^{\circ}C$	l <sub>Η</sub>	-	0.5 -	5.0 10	mA	
Latch Current $(V_{AK} = 12 \text{ V}, I_{GT} = 0.5 \text{ mA}, R_{GK} = 1.0 \text{ k})$	$T_C = 25^{\circ}C$ $T_C = -40^{\circ}C$	Ι <u>L</u>	_	0.6 -	10 15	mA	
Gate Trigger Voltage (Continuous dc) (Note 2.) (V <sub>AK</sub> = 12 V, R <sub>L</sub> = 100 Ohms, I <sub>GT</sub> = 10 mA)	$T_C = 25^{\circ}C$ $T_C = -40^{\circ}C$	$V_{GT}$		0.62 -	0.8 1.2	Volts	
DYNAMIC CHARACTERISTICS							
Critical Rate of Rise of Off–State Voltage $(V_D = Rated\ V_{DRM},\ Exponential\ Waveform,\ R_{GK} = 1000\ Ohms,\ T_J = 110^{\circ}C)$		dV/dt	20	35	-	V/µs	
Critical Rate of Rise of On–State Current (I <sub>PK</sub> = 20 A; Pw = 10 μsec; diG/dt = 1.0 A/μsec, lgt = 20 mA)		di/dt	_	_	50	A/μs	

<sup>\*</sup>Indicates Pulse Test: Pulse Width ≤ 1.0 ms, Duty Cycle ≤ 1%.

 $<sup>\</sup>begin{array}{ll} \hbox{1.} & R_{GK} = 1000 \mbox{ Ohms included in measurement.} \\ \hbox{2.} & \mbox{Does not include } R_{GK} \mbox{ in measurement.} \\ \end{array}$ 

## **Voltage Current Characteristic of SCR**

Symbol	Parameter
V <sub>DRM</sub>	Peak Repetitive Off State Forward Voltage
I <sub>DRM</sub>	Peak Forward Blocking Current
$V_{RRM}$	Peak Repetitive Off State Reverse Voltage
I <sub>RRM</sub>	Peak Reverse Blocking Current
$V_{TM}$	Peak on State Voltage
IH	Holding Current






Figure 1. Typical Gate Trigger Current versus Junction Temperature




Figure 2. Typical Gate Trigger Voltage versus
Junction Temperature




Figure 3. Typical Holding Current versus Junction Temperature

Figure 4. Typical Latching Current versus Junction Temperature

95 110




Figure 5. Typical RMS Current Derating

Figure 6. Typical On-State Characteristics

## TO-92 EIA RADIAL TAPE IN FAN FOLD BOX OR ON REEL




Figure 7. Device Positioning on Tape

			Specification			
		Inches		Millimeter		
Symbol	Item	Min	Max	Min	Max	
D	Tape Feedhole Diameter	0.1496	0.1653	3.8	4.2	
D2	Component Lead Thickness Dimension	0.015	0.020	0.38	0.51	
F1, F2	Component Lead Pitch	0.0945	0.110	2.4	2.8	
Н	Bottom of Component to Seating Plane	.059	.156	1.5	4.0	
H1	Feedhole Location	0.3346	0.3741	8.5	9.5	
H2A	Deflection Left or Right	0	0.039	0	1.0	
H2B	Deflection Front or Rear	0	0.051	0	1.0	
H4	Feedhole to Bottom of Component	0.7086	0.768	18	19.5	
H5	Feedhole to Seating Plane	0.610	0.649	15.5	16.5	
L	Defective Unit Clipped Dimension	0.3346	0.433	8.5	11	
L1	Lead Wire Enclosure	0.09842	_	2.5	-	
Р	Feedhole Pitch	0.4921	0.5079	12.5	12.9	
P1	Feedhole Center to Center Lead	0.2342	0.2658	5.95	6.75	
P2	First Lead Spacing Dimension	0.1397	0.1556	3.55	3.95	
Т	Adhesive Tape Thickness	0.06	0.08	0.15	0.20	
T1	Overall Taped Package Thickness	_	0.0567	_	1.44	
T2	Carrier Strip Thickness	0.014	0.027	0.35	0.65	
W	Carrier Strip Width	0.6889	0.7481	17.5	19	
W1	Adhesive Tape Width	0.2165	0.2841	5.5	6.3	
W2	Adhesive Tape Position	.0059	0.01968	.15	0.5	

### NOTES:


- 1. Maximum alignment deviation between leads not to be greater than 0.2 mm.
- 2. Defective components shall be clipped from the carrier tape such that the remaining protrusion (L) does not exceed a maximum of 11 mm.
- 3. Component lead to tape adhesion must meet the pull test requirements.
- 4. Maximum non-cumulative variation between tape feed holes shall not exceed 1 mm in 20 pitches.
- 5. Holddown tape not to extend beyond the edge(s) of carrier tape and there shall be no exposure of adhesive.
- 6. No more than 1 consecutive missing component is permitted.
- 7. A tape trailer and leader, having at least three feed holes is required before the first and after the last component.
- 8. Splices will not interfere with the sprocket feed holes.

# ORDERING & SHIPPING INFORMATION: MCR100 Series packaging options, Device Suffix

Device Shipping		Description of TO92 Tape Orientation		
NCR169D	Bulk in Box (5K/Box)	N/A, Bulk		
NCR169DRLRA	Radial Tape and Reel (2K/Reel)	Round side of TO92 and adhesive tape visible		
NCR169DRLRM	Radial Tape and Fan Fold Box (2K/Box)	Flat side of TO92 and adhesive tape visible		

## **PACKAGE DIMENSIONS**

**TO-92 (TO-226AA)** CASE 029-11 **ISSUE AJ** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
  4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
С	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	
N	0.080	0.105	2.04	2.66
P		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	

- STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

#### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 **Phone**: 81–3–5740–2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com