## Features

- Three High-side and Three Low-side Drivers
- Outputs Freely Configurable as Switch, Half Bridge or H-bridge
- Capable of Switching All Kinds of Loads Such as DC Motors, Bulbs, Resistors, Capacitors and Inductors
- 0.6A Continuous Current Per Switch
- Low-side: $\mathrm{R}_{\mathrm{DSon}}<1.5 \Omega$ Versus Total Temperature Range
- High-side: $R_{\text {DSon }}<2.0 \Omega$ Versus Total Temperature Range
- Very Low Quiescent Current $\mathrm{I}_{\mathrm{S}}<20 \mu \mathrm{~A}$ in Standby Mode
- Outputs Short-circuit Protected
- Overtemperature Prewarning and Protection
- Undervoltage and Overvoltage Protection
- Various Diagnosis Functions Such as Shorted Output, Open Load, Overtemperature and Power Supply Fail
- Serial Data Interface
- Daisy Chaining Possible
- SSO20 Package


## 1. Description

The T6817 is a fully protected driver interface designed in $0.8-\mu \mathrm{m}$ BCDMOS technology. It can be used to control up to 6 different loads by a microcontroller in automotive and industrial applications.

Each of the 3 high-side and 3 low-side drivers is capable of driving currents up to 600 mA . The drivers are freely configurable and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors and inductors can be combined. The IC design is especially supportive of H -bridges applications to drive DC motors.

Protection is guaranteed in terms of short-circuit conditions, overtemperature, underand overvoltage. Various diagnosis functions and a very low quiescent current in standby mode open a wide range of applications. Meeting automotive qualifications in the area of conducted interferences, EMC protection and 2 kV ESD protection provide added value and enhanced quality for the exacting requirements of automotive applications.

Figure 1-1. Block Diagram


## 2. Pin Configuration

Figure 2-1. Pinning SSO20

| ND | 1 | 20 | $\square \mathrm{GND}$ |
| :---: | :---: | :---: | :---: |
| DI | 2 | 19 | $\square \mathrm{VCC}$ |
| CS | 3 | 18 | $\square \mathrm{DO}$ |
| CLK | 4 | 17 | LS1 |
| INH | 5 | 16 | $\square \mathrm{HS} 1$ |
| VS $\square$ | 6 | 15 | LS2 |
| vs | 7 | 14 | $\square \mathrm{HS} 2$ |
| LS3 | 8 | 13 | $\square \mathrm{GND}$ |
| n.c. | 9 | 12 | $\square \mathrm{HS} 3$ |
| GND | 10 | 11 | $\square \mathrm{GND}$ |

Table 2-1. Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | GND | Ground; reference potential; internal connection to pin 10, 11, 13 and 20; cooling tab |
| 2 | DI | Serial data input; 5-V CMOS logic level input with internal pull-down; receives serial data from the control device, DI expects a 16-bit control word with LSB being transferred first |
| 3 | CS | Chip-select input; 5-V CMOS logic level input with internal pull-up; low = serial communication is enabled, high = disabled |
| 4 | CLK | Serial clock input; 5-V CMOS logic level input with internal pull down; controls serial data input interface and internal shift register ( $\mathrm{f}_{\max }=2 \mathrm{MHz}$ ) |
| 5 | INH | Inhibit input; 5-V logic input with internal pull-down; low = standby, high = normal operating |
| 6, 7 | VS | Power supply output stages HS1, HS2 and HS3 |
| 8 | LS3 | Low-side driver output 3; power-MOS open drain with internal reverse diode: overvoltage protection by active zenering; short-circuit protection; diagnosis for short and open load |
| 9 | n.c. | Not connected |
| 10 | GND | Ground (see pin 1) be consistent |
| 11 | GND | Ground (see pin 1) |
| 12 | HS3 | High-side driver output 3; power-MOS open drain with internal reverse diode: overvoltage protection by active zenering; short-circuit protection; diagnosis for short and open load |
| 13 | GND | Ground (see pin 1) |
| 14 | HS2 | High-side driver output 2 (see pin 12) be consistent |
| 15 | LS2 | Low-side driver output 2 (see pin 8) |
| 16 | HS1 | High-side driver output 1 (see pin 12) |
| 17 | LS1 | Low-side driver output 1 (see pin 8) |
| 18 | DO | Serial data output; 5-V CMOS logic level tri-state output for output (status) register data; sends 16-bit status information to the microcontroller (LSB is transferred first); output will remain tri-stated unless device is selected by CS = low, therefore, several ICs can operate on only one data output line only. |
| 19 | VCC | Logic supply voltage (5V) |
| 20 | GND | Ground (see pin 1) |

## 3. Functional Description

### 3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and are accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, pin DO is in tri-state condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit $0, T P$ ) is transferred first.

Figure 3-1. Data Transfer Input Data Protocol


Table 3-1. Input Data Protocol

| Bit | Input Register | Function |
| :---: | :---: | :--- |
| 0 | SRR | Status register reset (high = reset; the bits PSF, SCD and overtemperature <br> shutdown in the output data register are set to low) |
| 1 | LS1 | Controls output LS1 (high = switch output LS1 on) |
| 2 | HS1 | Controls output HS1 (high = switch output HS1 on) |
| 3 | LS2 | See LS1 |
| 4 | HS2 | See HS1 |
| 5 | LS3 | See LS1 |
| 6 | HS3 | See HS1 |
| 7 | n.u. | Not used |
| 8 | n.u. | Not used |
| 9 | n.u. | Not used |
| 10 | n.u. | Not used |
| 11 | n.u. | Not used |
| 12 | n.u. | Not used |
| 13 | OLD | Open load detection (low = on) |
| 14 | SCT | Programmable time delay for short circuit and overvoltage shutdown (short <br> circuit shutdown delay high/low $=100$ ms/12.5 ms, overvoltage shutdown <br> delay high/low $=14$ ms/3.5 ms |
| 15 | SI | Software inhibit; low $=$ standby, high $=$ normal operation <br> (data transfer is not affected by standby function because the digital part is <br> still powered) |

Table 3-2. Output Data Protocol

| Bit | Output (Status) Register | Function |
| :---: | :---: | :---: |
| 0 | TP | Temperature prewarning: high = warning (overtemperature shut-down, see remark below) |
| 1 | Status LS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off) |
| 2 | Status HS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off) |
| 3 | Status LS2 | Description, see LS1 |
| 4 | Status HS2 | Description, see HS1 |
| 5 | Status LS3 | Description, see LS1 |
| 6 | Status HS3 | Description, see HS1 |
| 7 | n.u. | Not used |
| 8 | n.u. | Not used |
| 9 | n.u. | Not used |
| 10 | n.u. | Not used |
| 11 | n.u. | Not used |
| 12 | n.u. | Not used |
| 13 | SCD | Short circuit detected: set high, when at least one output is switched off by a short circuit condition |
| 14 | INH | Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (pin 17). High = standby, low = normal operation |
| 15 | PSF | Power supply fail: over- or undervoltage at pin VS detected |

Note: Bit 0 to $15=$ high: overtemperature shutdown

Table 3-3. Status of the Input Register after Power on Reset

| Bit 15 <br> (SI) | Bit 14 <br> (SCT) | Bit 13 <br> (OLD) | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 <br> (HS3) | Bit 5 <br> (LS3) | Bit 4 <br> (HS2) | Bit 3 <br> (LS2) | Bit 2 <br> (HS1) | Bit 1 <br> (LS1) | Bit 0 <br> (SRR) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | H | n.u. | n.u. | n.u. | n.u. | n.u. | n.u. | L | L | L | L | L | L | L |

### 3.2 Power-supply Fail

In case of over- or undervoltage at pin VS, an internal timer is started. When the undervoltage delay time ( $\mathrm{t}_{\mathrm{dUV}}, \mathrm{t}_{\mathrm{dov}}$ ) programmed by the SCT bit is reached, the power supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are enabled immediately. The PSF bit remains high until it is reset by the SRR bit in the input register.

### 3.3 Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current $\mathrm{I}_{\mathrm{HS} 1-3}$, $\mathrm{I}_{\mathrm{LS} 1-3}$ ). If $\mathrm{V}_{\mathrm{VS}}-\mathrm{V}_{\mathrm{HS} 1-3}$ or $\mathrm{V}_{\mathrm{LS} 1-3}$ is lower than the open-load detection threshold (open-load condition), the corresponding bit of the output in the output register is set to high. Switching on an output stage with the OLD bit set to low disables the open-load function for this output. If bit SI is set to low, the open-load function is also switched off.

### 3.4 Overtemperature Protection

If the junction temperature exceeds the thermal prewarning threshold, $\mathrm{T}_{\mathrm{jPW}}$ set , the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold, $\mathrm{T}_{\mathrm{jPW}}$ reset, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word: with CS = high to low, the state of TP appears at pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of the input and output registers.

If the junction temperature exceeds the thermal shutdown threshold, $\mathrm{T}_{\mathrm{j} \text { switch off, }}$, the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $\mathrm{T}_{\mathrm{j} \text { switch on }}$, and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis.

### 3.5 Short-circuit Protection

The output currents are limited by a current regulator. Current limitation takes place when the overcurrent limitation and shutdown threshold ( $\mathrm{I}_{\mathrm{HS} 1-3}, \mathrm{I}_{\mathrm{LS1-3}}$ ) are reached. Simultaneously, an internal timer is started. The shorted output is disabled when during a permanent short the delay time ( $\mathrm{t}_{\mathrm{dSd}}$ ) programmed by the short-circuit timer bit (SCT) is reached. Additionally, the short-circuit detection bit (SCD) is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled immediately and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled.

### 3.6 Inhibit

There are two ways to inhibit the T6817:

1. Set bit SI in the input register to zero
2. Switch pin 5 (INH) to 0 V

In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit $\mathrm{SI}=1$ and by pin 5 (INH) switched back to 5 V .

## 4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
All values refer to GND pins.

| Parameter | Pin | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | 6, 7 | $\mathrm{V}_{\mathrm{vs}}$ | -0.3 to +40 | V |
| Supply voltage $\mathrm{t}<0.5 \mathrm{~s}$; $\mathrm{I}_{\text {S }}>-2 \mathrm{~A}$ | 6, 7 | $\mathrm{V}_{\mathrm{vs}}$ | -1 | V |
| Supply voltage difference $\left\|\mathrm{V}_{\text {S_Pin6 }}-\mathrm{V}_{\text {S_Pin7 }}\right\|$ |  | $\Delta \mathrm{V}_{\text {vs }}$ | 150 | mV |
| Supply current | 6, 7 | $\mathrm{I}_{\mathrm{vs}}$ | 1.4 | A |
| Supply current t < 200 ms | 6, 7 | $\mathrm{I}_{\mathrm{vs}}$ | 2.6 | A |
| Logic supply voltage | 19 | $\mathrm{V}_{\mathrm{Vcc}}$ | -0.3 to 7 | V |
| Input voltage | 5 | $\mathrm{V}_{\text {INH }}$ | -0.3 to 17 | V |
| Logic input voltage | 2 to 4 | $\mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\text {CLK }} \mathrm{V}_{\text {CS }}$ | -0.3 to $\mathrm{V}_{\mathrm{Vcc}}+0.3$ | V |
| Logic output voltage | 18 | $\mathrm{V}_{\mathrm{DO}}$ | -0.3 to $\mathrm{V}_{\mathrm{Vcc}}+0.3$ | V |
| Input current | 5, 2 to 4 | $\mathrm{I}_{\mathrm{INH},} \mathrm{I}_{\mathrm{DI},} \mathrm{I}_{\text {CLK }} \mathrm{I}_{\text {CS }}$ | -10 to +10 | mA |
| Output current | 18 | $\mathrm{I}_{\mathrm{DO}}$ | -10 to +10 | mA |
| Output current | $8,12,14$ to 17 | $\mathrm{I}_{\text {LS1 to }} \mathrm{I}_{\text {LS3 }}$ $\mathrm{I}_{\mathrm{HS} 1 \text { to }} \mathrm{I}_{\mathrm{HS} 3}$ | Internal limited, see output specification |  |
| Reverse conducting current ( $\mathrm{t}_{\text {Pulse }}=150 \mu \mathrm{~s}$ ) | $\begin{gathered} 12,14,16 \\ \text { towards } 6,7 \end{gathered}$ | $I_{H S 1}$ to $I_{\text {HS3 }}$ | 17 | A |
| Junction temperature range |  | $\mathrm{T}_{\mathrm{j}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## 5. Thermal Resistance

All values refer to GND pins

| Parameter | Test Conditions | Symbol | Value | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Junction pin | Measured to GND <br> Pins 1, 10, 11, 13 and 20 | $\mathrm{R}_{\text {thJP }}$ | 25 | $\mathrm{~K} / \mathrm{W}$ |
| Junction ambient |  | $\mathrm{R}_{\text {thJA }}$ | 65 | K/W |

## 6. Operating Range

All values refer to GND pins

| Parameter | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Pins 6, 7 | $\mathrm{V}_{\mathrm{VS}}$ | $\mathrm{V}_{\mathrm{UV}}{ }^{(1)}$ |  | $40^{(2)}$ | V |
| Logic supply voltage | Pin 19 | $\mathrm{V}_{\mathrm{VCC}}$ | 4.5 | 5 | 5.5 | V |
| Logic input voltage | Pin 2 to 4 and 5 | $\mathrm{V}_{\text {INH, }} \mathrm{V}_{\mathrm{DI},} \mathrm{V}_{\mathrm{CLK},} \mathrm{V}_{\mathrm{CS}}$ | -0.3 |  | $\mathrm{~V}_{\mathrm{VCC}}$ | V |
| Serial interface clock <br> frequency | Pin 4 | $\mathrm{f}_{\mathrm{CLK}}$ |  |  | 2 | MHz |
| Junction temperature range |  | $\mathrm{T}_{\mathrm{j}}$ | -40 |  | 150 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Threshold for undervoltage detection
2. Outputs disabled for $\mathrm{V}_{\mathrm{Vs}}>\mathrm{V}_{\mathrm{OV}}$ (threshold for overvoltage detection)

## 7. Noise and Surge Immunity

| Parameter | Test Conditions | Value |
| :--- | :--- | :---: |
| Conducted interferences | ISO 7637-1 | Level 4 ${ }^{(1)}$ |
| Interference Suppression | VDE 0879 Part 2 | Level 5 |
| ESD (Human Body Model) | MIL-STM 5.1 - 1998 | 2 kV |
| ESD (Machine Model) | JEDEC EIA / JESD 22 - A115-A | 150 V |

Note: 1. Test pulse 5: $\mathrm{V}_{\mathrm{Smax}}=40 \mathrm{~V}$

## 8. Electrical Characteristics

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<\mathrm{V}_{\mathrm{OV}} ; 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{VCC}}<5.5 \mathrm{~V}$; INH $=\mathrm{High} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Current Consumption |  |  |  |  |  |  |  |  |
| 1.1 | Quiescent current (VS) | $\begin{aligned} & \mathrm{V}_{\mathrm{Vs}}<16 \mathrm{~V} \text {, INH or } \\ & \text { bit } \mathrm{SI}=\text { low } \end{aligned}$ | 6, 7 | $\mathrm{I}_{\mathrm{vs}}$ |  |  | 40 | $\mu \mathrm{A}$ | A |
| 1.2 | Quiescent current (VCC) | $\begin{aligned} & 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{VCc}}<5.5 \mathrm{~V}, \\ & \mathrm{INH} \text { or bit } \mathrm{SI}=\text { low } \end{aligned}$ | 19 | $\mathrm{I}_{\mathrm{VCC}}$ |  |  | 20 | $\mu \mathrm{A}$ | A |
| 1.3 | Supply current (VS) | $\mathrm{V}_{\mathrm{Vs}}<16 \mathrm{~V}$ normal operating, all output stages off, | 6, 7 | Ivs |  | 0.8 | 1.2 | mA | A |
| 1.4 | Supply current (VS) | $\mathrm{V}_{\mathrm{Vs}}<16 \mathrm{~V}$ normal operating, all output stages on, no load | 6, 7 | $\mathrm{I}_{\mathrm{vs}}$ |  |  | 10 | mA | A |
| 1.5 | Supply current (VCC) | $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}$ normal operating pin | 19 | $I_{\text {vcc }}$ |  |  | 150 | $\mu \mathrm{A}$ | A |
| 2 | Internal Oscillator Frequency |  |  |  |  |  |  |  |  |
| 2.1 | Frequency (time base for delay timers) |  |  | $\mathrm{f}_{\text {OSC }}$ | 19 |  | 45 | kHz | A |
| 3 | Over- and Undervoltage Detection, Power-on Reset |  |  |  |  |  |  |  |  |
| 3.1 | Power-on reset threshold |  | 19 | $\mathrm{V}_{\mathrm{Vcc}}$ | 3.4 | 3.9 | 4.4 | V | A |
| 3.2 | Power-on reset delay time | After switching on V Vcc | 19 | $\mathrm{t}_{\text {dPor }}$ | 30 | 95 | 160 | $\mu \mathrm{s}$ | A |
| 3.3 | Undervoltage detection threshold |  | 6, 7 | $\mathrm{V}_{\text {UV }}$ | 5.5 |  | 7.0 | V | A |
| 3.4 | Undervoltage detection hysteresis |  | 6, 7 | $\Delta \mathrm{V}_{\mathrm{UV}}$ |  | 0.4 |  | V | A |
| 3.6 | Undervoltage detection delay |  | 6, 7 | $\mathrm{t}_{\text {duV }}$ | 7 |  | 21 | ms | A |
| 3.7 | Overvoltage detection threshold |  | 6, 7 | $\mathrm{V}_{\text {OV }}$ | 18.0 |  | 22.5 | V | A |
| 3.8 | Overvoltage detection hysteresis |  | 6, 7 | $\Delta \mathrm{V}_{\text {OV }}$ |  | 1 |  | V | A |
| 3.9 | Undervoltage detection delay | Input register bit 14 (SCT) = high bit 14 (SCT) = low |  | $\begin{aligned} & \mathrm{t}_{\mathrm{dOV}} \\ & \mathrm{t}_{\mathrm{dov}} \end{aligned}$ | $\begin{gathered} 7 \\ 1.75 \end{gathered}$ |  | $\begin{gathered} 21 \\ 5.25 \end{gathered}$ | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \end{aligned}$ | A |

[^0]Note: 1. Delay time between rising edge of CS after data transmission and switch on/off output stages to $90 \%$ of final level

## 8. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<\mathrm{V}_{\mathrm{OV}} ; 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}$; INH = High; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | Thermal Prewarning and Shutdown |  |  |  |  |  |  |  |  |
| 4.1 | Thermal prewarning |  |  | $\mathrm{T}_{\text {jPWset }}$ | 125 | 145 | 165 | ${ }^{\circ} \mathrm{C}$ | A |
| 4.2 | Thermal prewarning |  |  | $\mathrm{T}_{\text {jPWreset }}$ | 105 | 125 | 145 | ${ }^{\circ} \mathrm{C}$ | A |
| 4.3 | Thermal prewarning hysteresis |  |  | $\Delta \mathrm{T}_{\text {jPW }}$ | 3 | 20 |  | K | A |
| 4.4 | Thermal shutdown |  |  | $\mathrm{T}_{\mathrm{j} \text { switch off }}$ | 150 | 170 | 190 | ${ }^{\circ} \mathrm{C}$ | A |
| 4.5 | Thermal shutdown |  |  | $\mathrm{T}_{\mathrm{j} \text { switch on }}$ | 130 | 150 | 170 | ${ }^{\circ} \mathrm{C}$ | A |
| 4.6 | Thermal shutdown hysteresis |  |  | $\Delta \mathrm{T}_{\mathrm{j} \text { switch off }}$ | 3 | 20 |  | K | A |
| 4.7 | Ratio thermal shutdown/thermal prewarning |  |  | $T_{j \text { switch off/ }}$ $\mathrm{T}_{\mathrm{jPW}}$ set | 1.05 | 1.17 |  |  | A |
| 4.8 | Ratio thermal shutdown/thermal prewarning |  |  | $\mathrm{T}_{\mathrm{j} \text { switch on/ }}$ $\mathrm{T}_{\mathrm{jPW}}$ reset | 1.05 | 1.2 |  |  | A |
| 5 | Output Specification (LS1-LS6, HS1-HS6) 7.5V $<\mathrm{V}_{\mathrm{vs}}<\mathrm{V}_{\mathrm{ov}}$ |  |  |  |  |  |  |  |  |
| 5.1 | On resistance | $\mathrm{I}_{\text {Out }}=600 \mathrm{~mA}$ | $\begin{gathered} 8,15 \\ 17 \end{gathered}$ | $\mathrm{R}_{\text {DS OnL }}$ |  |  | 1.5 | $\Omega$ | A |
| 5.2 | On resistance | $\mathrm{I}_{\text {Out }}=-600 \mathrm{~mA}$ | $\begin{gathered} 12,14 \\ 16 \end{gathered}$ | $\mathrm{R}_{\text {DS OnH }}$ |  |  | 2.0 | $\Omega$ | A |
| 5.3 | Output clamping voltage | $\mathrm{I}_{\text {LS1-3 }}=50 \mathrm{~mA}$ | $\begin{gathered} 8,15 \\ 17 \end{gathered}$ | $\mathrm{V}_{\text {LS1-3 }}$ | 40 |  | 60 | V | A |
| 5.4 | Output leakage current | $\mathrm{V}_{\mathrm{LS} 1-3}=40 \mathrm{~V}$ <br> all output stages off | $\begin{gathered} 8,15 \\ 17 \end{gathered}$ | $\mathrm{I}_{\text {LS1-3 }}$ |  |  | 10 | $\mu \mathrm{A}$ | A |
| 5.5 | Output leakage current | $\mathrm{V}_{\mathrm{HS} 1-3}=0 \mathrm{~V}$ <br> all output stages off | $\begin{gathered} 2,3, \\ 12,13, \\ 15,28 \end{gathered}$ | $\mathrm{I}_{\mathrm{HS1-3}}$ | -10 |  |  | $\mu \mathrm{A}$ | A |
| 5.7 | Inductive shutdown energy |  | $\begin{gathered} 8,12 \\ 14 \text { to } \\ 17 \end{gathered}$ | $\mathrm{W}_{\text {outx }}$ |  |  | 15 | mJ | D |
| 5.8 | Output voltage edge steepness |  | $\begin{gathered} 8,12 \\ 14 \text { to } \\ 17 \end{gathered}$ | $\begin{aligned} & \mathrm{dV}_{\mathrm{LS} 1-3} / \mathrm{dt} \\ & \mathrm{dV}_{\mathrm{HS} 1-3} / \mathrm{dt} \end{aligned}$ | 50 | 200 | 400 | $\mathrm{mV} / \mu \mathrm{s}$ | A |
| 5.9 | Overcurrent limitation and shutdown threshold |  | $\begin{gathered} 8,15 \\ 17 \end{gathered}$ | $\mathrm{I}_{\text {LS1-3 }}$ | 650 | 950 | 1250 | mA | A |
| 5.10 | Overcurrent limitation and shutdown threshold |  | $\begin{gathered} 12,14 \\ 16 \end{gathered}$ | $\mathrm{I}_{\mathrm{HS1-3}}$ | -1250 | -950 | -650 | mA | A |
| 5.11 | Overcurrent shutdown delay time | Input register bit 14 (SCT) = high bit 14 (SCT) = low |  | $\begin{aligned} & \mathrm{t}_{\mathrm{dSd}} \\ & \mathrm{t}_{\mathrm{dSS}} \end{aligned}$ | $\begin{gathered} 70 \\ 8.75 \end{gathered}$ | 100 | $\begin{aligned} & 140 \\ & 17.5 \end{aligned}$ | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ |
| 5.12 | Open load detection current | Input register bit 13 (OLD) = low, output off | $\begin{gathered} 8,15 \\ 17 \end{gathered}$ | $\mathrm{l}_{\text {LS1-3 }}$ | 60 |  | 200 | $\mu \mathrm{A}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Delay time between rising edge of CS after data transmission and switch on/off output stages to $90 \%$ of final level

## 8. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<\mathrm{V}_{\mathrm{OV}} ; 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.5 \mathrm{~V}$; INH = High; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5.13 | Open load detection current | Input register bit 13 (OLD) = low, output off | $\begin{gathered} 12,14, \\ 16 \end{gathered}$ | $\mathrm{I}_{\mathrm{HS1-3}}$ | -150 |  | -30 | $\mu \mathrm{A}$ | A |
| 5.14 | Open load detection current ratio |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{LS} 1-3 /} \\ & \mathrm{I}_{\mathrm{HS} 1-3} \end{aligned}$ | 1.2 |  |  |  | A |
| 5.15 | Open load detection threshold | Input register bit 13 (OLD) = low, output off | $\begin{gathered} 8,15 \\ 17 \end{gathered}$ | $\mathrm{V}_{\text {LS1-3 }}$ | 0.6 |  | 2 | V | A |
| 5.16 | Open load detection threshold | Input register bit 13 (OLD) = low, output off | $\begin{gathered} 12,14, \\ 16 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{VS}-} \\ \mathrm{V}_{\mathrm{HS} 1-3} \end{gathered}$ | 0.6 |  | 2 | V | A |
| 5.17 | Output switch on delay ${ }^{(1)}$ | $\mathrm{R}_{\text {Load }}=1 \mathrm{k} \Omega$ |  | $\mathrm{t}_{\text {don }}$ |  |  | 0.5 | ms | A |
| 5.18 | Output switch off delay ${ }^{(1)}$ | $\mathrm{R}_{\text {Load }}=1 \mathrm{k} \Omega$ |  | $\mathrm{t}_{\text {doff }}$ |  |  | 1 | ms | A |
| 6 | Inhibit Input |  |  |  |  |  |  |  |  |
| 6.1 | Input voltage low level threshold |  | 5 | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.3 \times \\ & V_{\mathrm{Vcc}} \end{aligned}$ |  |  | V | A |
| 6.2 | Input voltage high level threshold |  | 5 | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 \times \\ & V_{\mathrm{Vcc}} \end{aligned}$ | V | A |
| 6.3 | Hysteresis of input voltage |  | 5 | $\Delta \mathrm{V}_{1}$ | 100 |  | 700 | mV | A |
| 6.4 | Pull-down current | $\mathrm{V}_{\text {INH }}=\mathrm{V}_{\mathrm{VCC}}$ | 5 | $\mathrm{I}_{\text {PD }}$ | 10 |  | 80 | $\mu \mathrm{A}$ | A |
| 7 | Serial Interface - Logic Inputs DI, CLK, CS |  |  |  |  |  |  |  |  |
| 7.1 | Input voltage low-level threshold |  | 2-4 | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.3 \times \\ & V_{\mathrm{Vcc}} \end{aligned}$ |  |  | V | A |
| 7.2 | Input voltage high-level threshold |  | 2-4 | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 \times \\ & \mathrm{V}_{\mathrm{Vcc}} \end{aligned}$ | V | A |
| 7.3 | Hysteresis of input voltage |  | 2-4 | $\Delta \mathrm{V}_{1}$ | 50 |  | 500 | mV | A |
| 7.4 | Pull-down current pin DI, CLK | $\mathrm{V}_{\mathrm{D}}, \mathrm{V}_{\text {CLK }}=\mathrm{V}_{\mathrm{VCC}}$ | 2, 4 | $\mathrm{I}_{\text {PDSI }}$ | 2 |  | 50 | $\mu \mathrm{A}$ | A |
| 7.5 | Pull-up current pin CS | $\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}$ | 3 | $I_{\text {Pusi }}$ | -50 |  | -2 | $\mu \mathrm{A}$ | A |
| 8 | Serial Interface - Logic Output DO |  |  |  |  |  |  |  |  |
| 8.1 | Output voltage low level | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ | 18 | $\mathrm{V}_{\text {DOL }}$ |  |  | 0.5 | V | A |
| 8.2 | Output voltage high level | $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$ | 18 | $\mathrm{V}_{\text {DOH }}$ | $\begin{aligned} & V_{\mathrm{Vcc}} \\ & -1 \mathrm{~V} \end{aligned}$ |  |  | V | A |
| 8.3 | Leakage current (tri-state) | $\begin{aligned} & \mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{VCc}} \\ & 0 \mathrm{~V}<\mathrm{V}_{\mathrm{DO}}<\mathrm{V}_{\mathrm{Vcc}} \end{aligned}$ | 18 | $\mathrm{I}_{\mathrm{DO}}$ | -10 |  | 10 | $\mu \mathrm{A}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Delay time between rising edge of CS after data transmission and switch on/off output stages to $90 \%$ of final level

## 9. Serial Interface - Timing

| Parameters | Test Conditions | Timing Chart No. | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DO enable after CS falling edge | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | 1 | $\mathrm{t}_{\text {ENDO }}$ |  |  | 200 | ns |
| DO disable after CS rising edge | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | 2 | $\mathrm{t}_{\text {DISDO }}$ |  |  | 200 | ns |
| DO fall time | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | - | $\mathrm{t}_{\text {DOf }}$ |  |  | 100 | ns |
| DO rise time | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | - | $\mathrm{t}_{\text {DOr }}$ |  |  | 100 | ns |
| DO valid time | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | 10 | $\mathrm{t}_{\text {DOVal }}$ |  |  | 200 | ns |
| CS setup time |  | 4 | $\mathrm{t}_{\text {cSSeth }}$ | 225 |  |  | ns |
| CS setup time |  | 8 | $\mathrm{t}_{\text {cSSeth }}$ | 225 |  |  | ns |
| CS high time | Input register bit 14 $(S C T)=\text { high }$ | 9 | $\mathrm{t}_{\mathrm{CSh}}$ | 140 |  |  | ms |
| CS high time | Input register bit 14 $(\mathrm{SCT})=\text { low }$ | 9 | $\mathrm{t}_{\mathrm{CSh}}$ | 17.5 |  |  | ms |
| CLK high time |  | 5 | $\mathrm{t}_{\text {CLKh }}$ | 225 |  |  | ns |
| CLK low time |  | 6 | $\mathrm{t}_{\text {CLKI }}$ | 225 |  |  | ns |
| CLK period time |  | - | $\mathrm{t}_{\text {CLKp }}$ | 500 |  |  | ns |
| CLK setup time |  | 7 | $\mathrm{t}_{\text {CLKSethl }}$ | 225 |  |  | ns |
| CLK setup time |  | 3 | $\mathrm{t}_{\text {CLKSeth }}$ | 225 |  |  | ns |
| DI setup time |  | 11 | $\mathrm{t}_{\text {DIset }}$ | 40 |  |  | ns |
| DI hold time |  | 12 | $\mathrm{t}_{\text {DIHold }}$ | 40 |  |  | ns |

Figure 9-1. Serial Interface Timing with Chart Numbers


## 10. Application

Figure 10-1. Application Circuit


### 10.1 Application Notes

It is strongly recommended that the blocking capacitors at $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{S}}$ be connected as close as possible to the power supply and GND pins.

Recommended value for capacitors at $\mathrm{V}_{\mathrm{S}}$ : Electrolythic capacitor $\mathrm{C}>22 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse conducting current $\mathrm{I}_{\text {HSX }}$ (see: Absolute Maximum Ratings).

Recommended value for capacitors at $\mathrm{V}_{\mathrm{Cc}}$ :
Electrolythic capacitor $\mathrm{C}>10 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$.
To reduce thermal resistance it is recommended that cooling areas be placed on the PCB as close as possible to GND pins.

## 11. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :--- | :--- |
| T6817-TKSY | SSO20 | Power package, tube, Pb-free |
| T6817-TKQY | SSO20 | Power package, taped and reeled, Pb-free |

## 12. Package Information



Package: SSO20
Dimensions in mm

technical drawings according to DIN specifications

Drawing-No.: 6.543-5056.01-4
Issue: 1; 10.03.04

## 13. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History |
| :--- | :--- |
| 4670D-BCD-04/07 | • Put datasheet in a new template <br> - Pb-free logo on page 1 deleted <br> - Table 8 "Electrical Characteristics" number 5.11 on page 9 changed |
| 4670C-BCD-09/05 | - Pb-free logo on page 1 added <br> - Table "Ordering Information" on page 14 changed |
| 4670B-BCD-05/05 | - Put datasheet in a new template <br> - Table "Electrical Characteristics" rows 5.15 and 5.16 changed |

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

## Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

## Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

## Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>Microcontrollers<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>La Chantrerie<br>BP 70602<br>44306 Nantes Cedex 3, France<br>Tel: (33) 2-40-18-18-18<br>Fax: (33) 2-40-18-19-60<br>ASIC/ASSP/Smart Cards<br>Zone Industrielle<br>13106 Rousset Cedex, France<br>Tel: (33) 4-42-53-60-00<br>Fax: (33) 4-42-53-60-01<br>1150 East Cheyenne Mtn. Blvd.<br>Colorado Springs, CO 80906, USA<br>Tel: 1(719) 576-3300<br>Fax: 1(719) 540-1759<br>Scottish Enterprise Technology Park<br>Maxwell Building<br>East Kilbride G75 0QR, Scotland<br>Tel: (44) 1355-803-000<br>Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

## Biometrics

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-47-50
Fax: (33) 4-76-58-47-60

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© 2007 Atmel Corporation. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, Everywhere You Are ${ }^{\circledR}$ and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.


[^0]:    *) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

