



#### **General Description**

The MAX7359 I<sup>2</sup>C interfaced peripheral provides microprocessors with management of up to 64 key switches. Key codes are generated for each press and release of a key for easier implementation of multiple key entries. Key inputs are monitored statically, not dynamically, to ensure low-EMI operation. The switches can be metallic or resistive (carbon) with up to  $5k\Omega$  of resistance.

The MAX7359 features autosleep and autowake to further minimize the power consumption of the device. The autosleep feature puts the device in a low-power state (1µA typ) after a sleep timeout period. The autowake feature configures the MAX7359 to return to normal operating mode from sleep upon a key press.

The key controller debounces and maintains a FIFO of key-press and release events (including autorepeat, if enabled). An interrupt (INT) output can be configured to alert key presses either as they occur, or at maximum rate.

Any of the column drivers (COL2/PORT2-COL7/PORT7) or the INT, if not used, can function as a general-purpose output (GPO).

The MAX7359 is offered in small, 24-pin TQFN (3.5mm x 3.5mm) and 25-bump WLP (2.31mm x 2.31mm) packages for cell phones, pocket PCs, and other portable consumer electronic applications. The MAX7359 operates over the -40°C to +85°C temperature range.

#### **Applications**


Cell Phones

**PDAs** 

Handheld Games

Portable Consumer Electronics

### **Typical Application Circuits**



#### **Features**


- ♦ Optional Key Release Detection on All Keys
- ♦ Monitor Up to 64 Keys
- ♦ +1.62V to +3.6V Operation
- ♦ Autosleep and Autowake to Minimize Current Consumption
- ♦ Under 1µA Sleep Current
- ♦ FIFO Queues Up to 16 Debounced Key Events
- **♦** Key Debounce Time User Configurable from 9ms to 40ms
- ♦ Low-EMI Design Uses Static Matrix Monitoring
- ♦ Hardware Interrupt at the FIFO Level or at the End of Definable Time Period
- ♦ Up to Seven Open-Drain Logic Outputs Available Capable of Driving LEDs
- ♦ 400kbps, 5.5V-Tolerant, 2-Wire Serial Interface
- ♦ Selectable 2-Wire, Serial-Bus Timeout
- ♦ Four I<sup>2</sup>C Address Choices
- Small, 24-Pin TQFN Package (3.5mm x 3.5mm), or 25-Pin WLP Package (2.31mm x 2.31mm)

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX7359ETG+	-40°C to +85°C	24 TQFN-EP*
MAX7359EWA+	-40°C to +85°C	25 WLP

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

### **Pin Configurations**



MIXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

<sup>\*</sup>EP = Exposed pad.

#### ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	
V <sub>C</sub> C	
COL2/PORT2-COL7/PORT7	0.3V to +4V
SDA, SCL, ADO, ĪNT	0.3V to +6V
All Other Pins0.3V t	$o(V_{CC} + 0.3V)$
DC Current on COL2/PORT2-COL7/PORT7	25mA
GND Current	80mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
24-Pin TQFN (derate 15.4mW/°C above +70°C)	)1229mW
25-Bump WLP (derate 19.2mW/°C above +70°C	C)1194mW

Junction-to-Case	e Thermal Resistance ( $ heta$ J $c$	c) (Note 1)
24-Pin TQFN		5.4°C/W
25-Bump WLP		17°C/W
Junction-to-Amb	ient Thermal Resistance (	$\theta_{JA}$ ) (Note 1)
24-Pin TQFN		65.1°C/W
25-Bump WLP		53°C/W
Operating Tempe	erature Range (TMIN to TM	AX)40°C to +85°C
Junction Temper	rature	+150°C
Storage Tempera	ature Range	65°C to +150°C
Lead Temperatu	re (TQFN only, soldering,	10s)+300°C
Soldering Tempe	erature (reflow)	+260°C

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(VCC = +1.62V to +3.6V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>CC</sub> = +2.5V, T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	Vcc		1.62		3.60	V
On and the Country of		All key switches open, oscillator running, COL2–COL7 configured as key switches		25	60	
Operating Supply Current	ICC	N keys pressed		(25 + 20 x N)		μA
Sleep-Mode Supply Current	I <sub>SL</sub>			0.6	5	μΑ
POR			1.0		1.6	V
POR Hysteresis	PORHYST	V <sub>CC</sub> rising		42		mV
Key-Switch Source Current	I <sub>KEY</sub>			20	35	μΑ
Key-Switch Source Voltage	VKEY	Operating mode		0.42	0.55	V
Key-Switch Resistance	RKEY	(Note 4)			5	kΩ
Startup Time from Shutdown	tstart .			2	2.4	ms
Output Low Voltage COL2/PORT2 to COL7/PORT7	Volport	I <sub>SINK</sub> = 10mA			0.2	V
INT Output	V <sub>OLINT</sub>	I <sub>SINK</sub> = 10mA			0.5	V
Oscillator Frequency	Fosc			64		kHz
SERIAL-INTERFACE SPECIFICA	ATIONS					
Serial Bus Timeout	tout	With bus timeout enabled	10		40	ms
Input High Voltage SDA, SCL, AD0	VIH		0.7 x V <sub>C</sub> C			V
Input Low Voltage SDA, SCL, AD0	VIL				0.3 x V <sub>CC</sub>	V
Output Low Voltage SDA	VOLPORT	I <sub>SINK</sub> = 10mA			0.4	V
Input Leakage Current		$V_{CC} = 0V \text{ to } +6V$	-1		+1	μΑ

#### I<sup>2</sup>C TIMING CHARACTERISTICS


(V<sub>CC</sub> = +1.62V to +3.6V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>CC</sub> = +2.5V, T<sub>A</sub> = +25°C.) (Notes 2, 3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance (SCL, SDA, AD0)	C <sub>IN</sub>	(Notes 4, 5)			10	рF
SCL Serial-Clock Frequency	fscl	Bus timeout disabled	0		400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3			μs
Hold Time (Repeated) START Condition	tHD, STA		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 6)			0.9	μs
Data Setup Time	tsu, dat		100			ns
SCL Clock Low Period	tLOW		1.3			μs
SCL Clock High Period	thigh		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Notes 4, 5)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	t <sub>F</sub>	(Notes 4, 5)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of SDA Transmitting	t <sub>F, TX</sub>	(Notes 4, 7)		20 + 0.1C <sub>b</sub>	250	ns
Pulse Width of Spike Suppressed	tsp	(Notes 4, 8)			50	ns
Capacitive Load for Each Bus Line	Cb	(Note 4)			400	pF


- Note 2: All parameters are tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- Note 3: All digital inputs at V<sub>CC</sub> or GND.
- Note 4: Guaranteed by design.
- Note 5: C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between +0.3V<sub>CC</sub> and +0.7V<sub>CC</sub>.
- Note 6: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.
- Note 7:  $I_{SINK} \le 6mA$ .
- Note 8: Input filters on the SDA, SCL, and AD0 inputs suppress noise spikes less than 50ns.


### Typical Operating Characteristics


 $(V_{CC} = +2.5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 















### **Functional Block Diagram**



#### **Pin Description**

Р	IN	NAME	FUNCTION
TQFN	WLP	NAME	FUNCTION
1	A1	ROW2	Row Input from Key Matrix. Leave ROW2 unconnected or connect to GND if unused.
2	A2	ROW3	Row Input from Key Matrix. Leave ROW3 unconnected or connect to GND if unused.
3	А3	COL3/PORT3	Column Output to Key Matrix or GPO. Leave COL3/PORT3 unconnected if unused.
4	В3	COL4/PORT4	Column Output to Key Matrix or GPO. Leave COL4/PORT4 unconnected if unused.
5	A4	ROW4	Row Input from Key Matrix. Leave ROW4 unconnected or connect to GND if unused.
6	A5	ROW5	Row Input from Key Matrix. Leave ROW5 unconnected or connect to GND if unused.
7	B5	ROW6	Row Input from Key Matrix. Leave ROW6 unconnected or connect to GND if unused.
8	B4	ROW7	Row Input from Key Matrix. Leave ROW7 unconnected or connect to GND if unused.
9	C5	COL6/PORT6	Column Output to Key Matrix or GPO. Leave COL6/PORT6 unconnected if unused.
10	C4	COL5/PORT5	Column Output to Key Matrix or GPO. Leave COL5/PORT5 unconnected if unused.
11	D5	COL2/PORT2	Column Output to Key Matrix or GPO. Leave COL2/PORT2 unconnected if unused.
12	E5	COL1	Column Output to Key Matrix. Leave COL1 unconnected if unused.
13	E4	COL0	Column Output to Key Matrix. Leave COL0 unconnected if unused.
14	D4	I.C.	Internally Connected. Connect to GND for normal operation.
15	D3	GND	Ground
16	E3	AD0	Adddress Input. ADO selects up to four device slave addresses (Table 10).
17	E2	SDA	I <sup>2</sup> C-Compatible, Serial-Data I/O
18	D2	SCL	I <sup>2</sup> C-Compatible, Serial-Clock Input
19	E1	ĪNT	Active-Low Interrupt Output. INT is open drain.
20	D1	Vcc	Positive Supply Voltage. Bypass V <sub>CC</sub> to GND with a 0.047µF or higher ceramic capacitor.
21	C2, C3	N.C.	No Connection. Not internally connected.
22	C1	COL7/PORT7	Column Output to Key Matrix or GPO. Leave COL7/PORT7 unconnected is unused.
23	B2	ROW0	Row Input from Key Matrix. Leave ROW0 unconnected or connect to GND if unused.
24	B1	ROW1	Row Input from Key Matrix. Leave ROW1 unconnected or connect to GND if unused.
_	_	EP	Exposed Pad (TQFN only). EP internally is connected to GND. Connect EP to a ground plane to increase thermal performance.

#### **Detailed Description**

The MAX7359 is a microprocessor peripheral low-noise key-switch controller that monitors up to 64 key switches with optional autorepeat, and key events are presented in a 16-byte FIFO. Key-switch functionality can be traded to provide up to six open-drain logic outputs.

The MAX7359 features an automatic sleep mode and automatic wakeup that further reduce supply current consumption. The MAX7359 can be configured to enter sleep mode after a programmable time following a key event. The FIFO content is maintained during sleep mode and can be read in sleep mode. The MAX7359 does not enter autosleep when a key is held down. The autowake feature takes the MAX7359 out of sleep mode following a keypress event. Autosleep and autowake can be disabled.

Interrupt requests can be configured to be issued on a programmable number of FIFO entries, or can be set to a period of time to prevent overloading the microprocessor with too many interrupts. The key-switch status can be checked at any time by reading the key-switch FIFO. A 1-byte read access returns both the next key-event in the FIFO (if there is one) and the FIFO status, so it is easy to operate the MAX7359 by polling. If the  $\overline{\text{INT}}$  pin is not required, it can be configured as an open-drain general-purpose output (GPO) capable of driving an LED.

If the application requires fewer keys to be scanned, up to six of the key-switch outputs can be configured as open-drain GPOs capable of driving LEDs. For each key-switch output used as a GPO, the number of key switches that can be scanned is reduced by eight.

#### **Key-Scan Controller**

Key inputs are scanned statically, not dynamically, to ensure low-EMI operation. As inputs only toggle in response to switch changes, the key matrix can be routed closer to sensitive circuit nodes.

The key controller debounces and maintains a FIFO of key-press and release events (including autorepeated key presses, if autorepeat is enabled). Table 1 shows keys order.

#### \_\_\_\_Initial Power-Up

On power-up, all control registers are set to power-up values and the MAX7359 is in sleep mode (Table 2).

#### **Registers Description** Keys FIFO Register (0x00)

The keys FIFO register contains the information pertaining to the status of the keys FIFO, as well as the key events that have been debounced (Table 3). Bits D0 to

D5 denote which of the 64 keys have been debounced and the keys are numbered as in Table 1.

D7 indicates if there is more data in the FIFO except when D5:D0 indicate key 63 or key 62. When D5:D0 indicate key 63 or key 62, the host should read one more time to determine whether there is more data in FIFO. It is better to use key 62 and key 63 for rarely used keys. D6 indicates if it is a key-press or release event except when D5:D0 indicate key 63 or key 62.

Reading the key-scan FIFO clears the interrupt INT depending on the setting of bit D5 in the configuration register (0x01).

#### Configuration Register (0x01)

The configuration register controls the I<sup>2</sup>C bus timeout feature, enables key release detection, enables autowake, and determines how INT should be deasserted. By writing to bit D7, you can put the MAX7359 into sleep mode or operating mode, however, autosleep and autowake, when enabled, also change the status of this bit (Table 4).

**Table 1. Key-Switch Mapping** 

PIN	COL0	COL1	COL2/PORT2	COL3/PORT3	COL4/PORT4	COL5/PORT5	COL6/PORT6	COL7/PORT7
ROW0	KEY 0	KEY 8	KEY 16	KEY 24	KEY 32	KEY 40	KEY 48	KEY 56
ROW1	KEY 1	KEY 9	KEY 17	KEY 25	KEY 33	KEY 41	KEY 49	KEY 57
ROW2	KEY 2	KEY 10	KEY 18	KEY 26	KEY 34	KEY 42	KEY 50	KEY 58
ROW3	KEY 3	KEY 11	KEY 19	KEY 27	KEY 35	KEY 43	KEY 51	KEY 59
ROW4	KEY 4	KEY 12	KEY 20	KEY 28	KEY 36	KEY 44	KEY 52	KEY 60
ROW5	KEY 5	KEY 13	KEY 21	KEY 29	KEY 37	KEY 45	KEY 53	KEY 61
ROW6	KEY 6	KEY 14	KEY 22	KEY 30	KEY 38	KEY 46	KEY 54	KEY 62
ROW7	KEY 7	KEY 15	KEY 23	KEY 31	KEY 39	KEY 47	KEY 55	KEY 63

### Table 2. Register Address Map and Power-Up Condition

ADDRESS CODE (hex)	READ/WRITE	POWER-UP VALUE (hex)	REGISTER FUNCTION	DESCRIPTION
0x00	Read only	0x3F	Keys FIFO	Read FIFO key scan data out
0x01	R/W	0x0A	Configuration	Power down, key release enable, autowakeup, and I <sup>2</sup> C timeout enable
0x02	R/W	0xFF	Debounce	Key debounce time setting and GPO enable
0x03	R/W	0x00	Interrupt	INT frequency setting
0x04	R/W	0xFE	Ports	Ports 2-7 and INT GPO control
0x05	R/W	0x00	Key repeat	Delay and frequency for key repeat
0x06	R/W	0x07	Sleep	Idle time to autosleep

### Table 3. Keys FIFO Register Format (0x00)

SPECIAL FUNCTION			KEYS	FIFO RE	GISTER	DATA		
SPECIAL FUNCTION	D7	D6	D5	D4	D3	D2	D1	D0
The key number indicated by D5:D0 is a key event. D7 is always for a key press of key 62 and key 63. When D7 is 0, the key read is the last data in the FIFO. When D7 is 1, there is more data in the FIFO. When D6 is 1, key data read from FIFO is a key release. When D6 is 0, key data read from FIFO is a key press.	FIFO empty flag	Key release flag	X	X	X	X	X	Х
FIFO is smart.		0	1	I 4	4	I 4	-	1
FIFO is empty.	0	_	<u> </u>					
FIFO is overflow. Continue to read data in FIFO.	0	1	1	1	1	1	1	1
Key 63 is pressed. Read one more time to determine whether there is more data in FIFO.	1	0	1	1	1	1	1	1
Key 63 is released. Read one more time to determine whether there is more data in FIFO.	1	1	1	1	1	1	1	1
Key repeat. Indicates the last data in FIFO.	0	0	1	1	1	1	1	0
Key repeat. Indicates more data in FIFO.	0	1	1	1	1	1	1	0
Key 62 is pressed. Read one more time to determine whether there is more data in FIFO.	1	0	1	1	1	1	1	0
Key 62 is released. Read one more time to determine whether there is more data in FIFO.	1	1	1	1	1	1	1	0

**Table 4. Configuration Register Format (0x01)** 

REGISTER BIT	DESCRIPTION	VALUE	F	UNCTION	DEFAULT VALUE																																						
D7	Sloop	0	Sleep mode	I <sup>2</sup> C write, autosleep and autowakeup all can change this bit. This bit	0																																						
יט	Sleep	1	Operating mode	can be read back by I <sup>2</sup> C any time for current status.	Ü																																						
D6	Reserved	0		s be 0. Improper operation ag a 1 to this location.	0																																						
		0	INT cleared when f	FIFO empty																																							
D5	INTERRUPT	1	INT cleared after h In this mode, I <sup>2</sup> C s interrupt condition may be lost.	0																																							
D4	Reserved	0		s be 0. Improper operation ag a 1 to this location.	0																																						
D3	May release analys	0	Disable		4																																						
D3	Key release enable	1	Enable		Enable		l .																																				
D2	Reserved	0	This bit must always be 0. Improper operation results by writing a 1 to this location.		0																																						
D1	Wakeup	0	Disable	1																																							
	vvaneup	1	Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		Key press wakeup enable		I
D0	Timeout enable	0	I <sup>2</sup> C timeout enable	d	0																																						
	Timeout enable	1	I <sup>2</sup> C timeout disable	ed	U																																						

#### Debounce Register (0x02)

The debounce register sets the time for each debounce cycle, as well as setting whether the GPO ports are enabled or disabled. Bits D0 through D4 set the debounce time in increments of 1ms starting at 9ms

and ending at 40ms (Table 5). Bits D5 through D7 set which of the GPO ports is enabled. Note the GPO ports can be enabled only in the combinations shown in Table 5, from all disabled to all enabled.

#### Table 5. Debounce Register Format (0x02)

			I	REGISTI	ER DATA	١		
REGISTER DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0
	POF	RTS ENA	BLE		DEB	OUNCE	TIME	
Debounce time is 9ms	Х	Х	Х	0	0	0	0	0
Debounce time is 10ms	Х	Х	Х	0	0	0	0	1
Debounce time is 11ms	Х	Х	Х	0	0	0	1	0
Debounce time is 12ms	Х	Х	Х	0	0	0	1	1
	•							
Debounce time is 37ms	X	Χ	X	1	1	1	0	0
Debounce time is 38ms	X	X	X	1	1	1	0	1
Debounce time is 39ms	X	Χ	X	1	1	1	1	0
Debounce time is 40ms	X	Х	Х	1	1	1	1	1
GPO ports disabled (full key-scan functionality)	0	0	0	Х	Χ	Х	Х	Х
GPO port 7 enabled	0	0	1	Х	Х	Х	Х	Х
GPO ports 7 and 6 enabled	0	1	0	Х	Х	Х	Х	Х
GPO ports 7, 6, and 5 enabled	0	1	1	Х	Х	Х	Х	Х
GPO ports 7, 6, 5, and 4 enabled	1	0	0	Х	Х	Х	Х	Х
GPO ports 7, 6, 5, 4, and 3 enabled	1	0	1	Х	Х	Х	Х	Х
GPO ports 7, 6, 5, 4, 3, and 2 enabled	1	1	Х	Х	Х	Х	Х	Х
Power-up default setting	1	1	1	1	1	1	1	1

#### Interrupt Register (0x03)

The interrupt register contains information related to the settings of the interrupt request function, as well as the status of the INT output, which can also be configured as a GPO. If bits D0 through D7 are set to 0x00, the INT output is configured as a GPO that is controlled by bit D1 in the port register. There are two types of interrupts, the FIFO based-interrupt and time-based interrupt. The time-based interrupt can be configured to assert INT after a number of debounce cycles. By setting bits D0 through

D4 to an appropriate value, the interrupt can be asserted at the end of the selected number of debounce cycles following a key event (Table 6). This number ranges from 1 to 31 debounce cycles. The FIFO based interrupt can be configured to assert  $\overline{\text{INT}}$  when there are between 4 through 16 key events stored in the FIFO. Bits D7 through D5 set the FIFO based interrupt. Both interrupts can be configured simultaneously and  $\overline{\text{INT}}$  asserts depending on which condition is met first.  $\overline{\text{INT}}$  deasserts depending on the status of bit D5 in the configuration register.

Table 6. Interrupt Register Format (0x03)

	REGISTER DATA								
REGISTER DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	
	FIF	O-BASED	ÎNT		ÎNT				
INT used as GPO	0	0	0	0	0	0	0	0	
FIFO based INT disabled	0	0	0		1	Not all zer	О .		
INT asserts every debounce cycles	0	0	0	0	0	0	0	1	
INT asserts every 2 debounce cycles	0	0	0	0	0	0	1	0	
WE COULD									
INT asserts every 29 debounce	0	0	0	1	1	1	0	1	
INT asserts every 30 debounce	0	0	0	1	1	1	1	0	
INT asserts every 31 debounce	0	0	0	1	1	1	1	1	
Time based INT disabled		Not all zer	0	0	0	0	0	0	
INT asserts when FIFO has 2 key events	0	0	1	0	0	0	0	0	
INT asserts when FIFO has 4 key events	0	1	0	0	0	0	0	0	
INT asserts when FIFO has 6 key events	0	1	1	0	0	0	0	0	
INT asserts when FIFO has 16 key events	1	1	1	0	0	0	0	0	
Both time base and FIFO based interrupts active		Not all zer	0		1	Not all zer	0		
Power-up default setting	0	0	0	0	0	0	0	0	

#### Ports Register (0x04)

The ports register sets the values of ports 2 through 7 and the INT port when configured as open-drain GPOs. The settings in this register are ignored for ports not configured as GPOs, and a read from this register returns the values stored in the register (Table 7).

#### Autorepeat Register (0x05)

The MAX7359 autorepeat feature notifies the host that at least one key has been pressed for a continuous period of time. The autorepeat register enables or disables this feature, sets the time delay after the last key event before the key repeat code (0x7E) is entered into the FIFO, and

sets the frequency at which the key repeat code is entered into the FIFO thereafter. Bit D7 specifies whether the autorepeat function is enabled with 0 denoting autorepeat disabled and 1 denoting autorepeat enabled. Bits D0 through D3 specify the autorepeat delay in terms of debounce cycles ranging from eight debounce cycles to 128 debounce cycles (Table 8). Bits D4 through D6 specify the autorepeat rate or frequency ranging from 4 to 32 debounce cycles.

When autorepeat is enabled, holding the key pressed results in a key repeat event that is denoted by 0x7E. The key being pressed does not show up again in the FIFO.



**Table 7. Ports Register Format (0x04)** 

REGISTER BIT	DESCRIPTION	VALUE	FUNCTION	DEFAULT VALUE	
D-7	DODT 7 O - intro-	0	Clear port 7 low	_	
D7	PORT 7 Control	1	Set port 7 high (high impedance)	] '	
D6	PORT 6 Control	0	Clear port 6 low	-1	
Do	PORT 6 CONTROL	1	Set port 6 high (high impedance)	] '	
D5	PORT 5 Control	0	Clear port 5 low	4	
Do	PORT 5 CONITOR	1	Set port 5 high (high impedance)	'	
D4	PORT 4 Control	0	Clear port 4 low	4	
<b>υ</b> 4	PORT 4 CONITOR	1	Set port 4 high (high impedance)	] '	
Do	DODT 2 Control	0	Clear port 3 low	1	
D3	PORT 3 Control	1	Set port 3 high (high impedance)	l l	
D2	PORT 2 Control	0	Clear port 2 low	4	
D2	PORT 2 CONITOR	1	Set port 2 high (high impedance)	1	
D1	INT Port Control	0	Clear port INT low		
וט	INT FOR CONTROL	1	Set port INT high (high impedance)		
D0	Reserved	0	_	0	

Table 8. Autorepeat Register Format (0x05)

			RE	GISTER	DATA			
REGISTER DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0
	ENABLE AUTOREPEAT RATE			RATE	AUTOREPEAT DELAY			
A. A. a. a. a. a. b. a. b. a. b. a. d.					l v		T v	l v
Autorepeat is disabled	0	X	X	X	X	X	X	X
Autorepeat is enabled			DREPEAT	1		1	EAT DE	
Key-switch autorepeat delay is 8 debounce cycles	1	Х	Х	Х	0	0	0	0
Key-switch autorepeat delay is 16 debounce cycles	1	Χ	Χ	Χ	0	0	0	1
Key-switch autorepeat delay is 24 debounce cycles	1	Χ	Χ	Х	0	0	1	0
	1		+			1	0	<u>'</u>
Key-switch autorepeat delay is 112 debounce cycles	1	Χ	Х	Х	1	1	0	1
Key-switch autorepeat delay is 120 debounce cycles	1	X	Х	Х	1	1	1	0
Key-switch autorepeat delay is 128 debounce cycles	1	Х	Х	Х	1	1	1	1
Key-switch autorepeat frequency is 4 debounce cycles	1	0	0	0	Χ	Χ	Χ	Χ
Key-switch autorepeat frequency is 8 debounce cycles	1	0	0	1	Х	Χ	Х	Χ
Key-switch autorepeat frequency is 12 debounce cycles	1	0	1	0	Χ	Χ	Χ	Х
	-							
Key switch autorepeat frequency is 32 debounce cycles		1	1_	1_	X	Х	X	Х

Only one autorepeat code is entered into the FIFO, regardless of the number of keys pressed. The autorepeat code continues to be entered in the FIFO at the frequency set by the bits D4–D1 until another key event is recorded. Following the key-release event, if any keys are still pressed, the MAX7359 restarts the autorepeat sequence.

#### Autosleep Register (0x06)

Autosleep puts the MAX7359 in sleep mode to draw minimal current. When enabled, the MAX7359 enters sleep mode if no keys are pressed for the autosleep time (Table 9).

#### Sleep Mode

In sleep mode, the MAX7359 draws minimal current. Switch matrix current sources are turned off and pulled up to VCC. Writing a 0 to D7 in the configuration register (0x01) puts the device in sleep mode. Writing a 1 to D7 or a key press, when the part is programmed to autowake, can take the MAX7359 out of sleep mode. Bit D7 in the configuration register gives the sleep mode status and can be read anytime. The FIFO data is maintained while in sleep mode.

#### **Autowake**

Key presses initiate autowake and the MAX7359 goes into operating mode. Key presses that autowake the MAX7359 are not lost. When a key is pressed while the MAX7359 is in sleep mode, all analog circuitry, including switch matrix current sources, turn on in 2ms. The initial key needs to be pressed for 2ms plus the debounce time to be stored in the FIFO. Autowakeup can be disabled by writing a 0 to D1 in the configuration register (0x01).

#### Serial Interface

Figure 1 shows the 2-wire serial interface timing details.

#### Serial Addressing

The MAX7359 operates as a slave that sends and receives data through an I<sup>2</sup>C-compatible 2-wire interface. The interface uses a serial-data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX7359 and generates the SCL clock that synchronizes the data transfer.

The MAX7359's SDA line operates as both an input and an open-drain output. A pullup resistor, typically  $4.7k\Omega$ , is required on SDA. The MAX7359's SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START (S) condition (Figure 2) sent by a master, followed by the MAX7359 7-bit slave address plus R/W bit, a register address byte, 1 or more data bytes, and finally a STOP (P) condition.

#### **START and STOP Conditions**

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

#### **Bit Transfer**

One data bit is transferred during each clock pulse (Figure 3). The data on SDA must remain stable while SCL is high.

REGISTER	REGISTER DATA								
AUTOSLEEP REGISTER			RESERVE	)		AUTO	AUTOSHUTDOWN TIME		
AUTOSLEEP REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	
No Autosleep	0	0	0	0	0	0	0	0	
Autosleep for (ms)									
8192	0	0	0	0	0	0	0	1	
4096	0	0	0	0	0	0	1	0	
2048	0	0	0	0	0	0	1	1	
1024	0	0	0	0	0	1	0	0	
512	0	0	0	0	0	1	0	1	
256	0	0	0	0	0	1	1	0	
256	0	0	0	0	0	1	1	1	
Power-up default settings	0	0	0	0	0	1	1	1	




Figure 1. 2-Wire Serial Interface Timing Details




Figure 2. START and STOP Conditions




Figure 3. Bit Transfer

14 \_\_\_\_\_\_ *NIXIN* 

#### **Acknowledge**

The acknowledge bit is a clocked 9th bit (Figure 4), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, so the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7359, the MAX7359 generates the acknowledge bit because the MAX7359 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Addresses

The MAX7359 has a 7-bit long slave address (Figure 5). The bit following a 7-bit slave address is the R/W bit, which is low for a write command and high for a read command.

The first 4 bits (MSBs) of the MAX7359 slave address are always 0111. Slave address bits A3, A2, and A1 correspond, by the matrix in Table 10, to the states of the device address input AD0, and A0 corresponds to the R/W bit. The AD0 input can be connected to any of four signals: GND, VCC, SDA, or SCL, giving four possible slave address pairs, allowing up to four MAX7359 devices to share the bus. Because SDA and SCL are dynamic signals, care must be taken to ensure that AD0 transitions no sooner than the signals on the SDA and SCL pins.

The MAX7359 monitors the bus continuously, waiting for a START condition followed by its slave address. When the MAX7359 recognizes its slave address, it acknowledges and is then ready for continued communication.

#### **Bus Timeout**

The MAX7359 features a 20ms minimum bus timeout on the 2-wire serial interface, largely to prevent the MAX7359 from holding the SDA I/O low during a read transaction if the SCL hangs for any reason before a serial transaction has been completed. Bus timeout operates by causing the MAX7359 to internally terminate a serial transaction, either read or write, if SCL low exceeds 20ms. After a bus timeout, the MAX7359 waits for a valid START condition before responding to a consecutive transmission. This feature can be enabled or disabled under user control by writing to the configuration register (Table 4).

Table 10. 2-Wire Interface Address Map

PIN AD0	DEVICE ADDRESS								
PIN ADU	A7	<b>A6</b>	<b>A</b> 5	<b>A</b> 4	<b>A</b> 3	A2	<b>A</b> 1	Α0	
GND	0	1	1	1	0	0	0	R/W	
Vcc	0	1	1	1	0	1	0	R/W	
SDA	0	1	1	1	1	0	0	R/W	
SCL	0	1	1	1	1	1	0	R/W	




Figure 4. Acknowledge




Figure 5. Slave Address






Figure 6. Command Byte Received




Figure 7. Command and Single Data Byte Received

#### Message Format for Writing the Key-Scan Controller

A write to the MAX7359 comprises the transmission of the slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX7359 is to be written by the next byte, if received. If a STOP condition is detected after the command byte is received, the MAX7359 takes no further action (Figure 6) beyond storing the command byte.

Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MAX7359 selected by the command byte (Figure 7).

If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX7359 internal registers (Table 7) because the command byte address generally autoincrements (Table 11).

#### Message Format for Reading the Key-Scan Controller

The MAX7359 is read using the MAX7359's internally stored command byte as an address pointer, the same way the stored command byte is used as an address pointer for a write. The pointer generally autoincrements after each data byte is read using the same rules as for a write (Table 11). Thus, a read is initiated by first configuring the MAX7359's command byte by performing a

#### **Table 11. Autoincrement Rules**

REGISTER FUNCTION	ADDRESS CODE (hex)	AUTOINCREMENT ADDRESS (hex)
Keys FIFO	0x00	0x00
Autoshutdown	0x06	0x00
All other	0x01 thru 0x05	Addr + 0x01

write (Figure 6). The master can now read n consecutive bytes from the MAX7359, with the first data byte being read from the register addressed by the initialized command byte. When performing read-after-write verification, remember to reset the command byte's address because the stored command byte address is generally autoincremented after the write (Figure 8, Table 11).

#### **Operation with Multiple Masters**

If the MAX7359 is operated on a 2-wire interface with multiple masters, a master reading the MAX7359 should use a repeated start between the write that sets the MAX7359's address pointer, and the read(s) that takes the data from the location(s). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX7359's address pointer but before master 1 has read the data. If master 2 subsequently resets the MAX7359's address pointer, master 1's read may be from an unexpected location.

16 /**U**/**X**I/**U**I




Figure 8. N Data Bytes Received

#### **Command Address Autoincrementing**

Address autoincrementing allows the MAX7359 to be configured with fewer transmissions by minimizing the number of times the command address needs to be sent. The command address stored in the MAX7359 generally increments after each data byte is written or read (Table 11). Autoincrement only works when doing a multiburst read or write.

## \_Applications Information

#### **Ghost-Key Elimination**

Ghost keys are a phenomenon inherent with key-switch matrices. When three switches located at the corners of a matrix rectangle are pressed simultaneously, the switch that is located at the last corner of the rectangle (the ghost key) also appears to be pressed. This occurs because the potentials at the two sides of the ghost-key switch are identical due to the other three connections—the switch is electrically shorted by the combination of the other three switches (Figure 9). Because the key appears to be pressed electrically, it is impossible to detect which of the four keys is the ghost key.

The MAX7359 employs a proprietary scheme that detects any three-key combination that generates a fourth ghost key, and does not report the third key that causes a ghost key event. This means that although ghost keys are never reported, many combinations of three keys are effectively ignored when pressed at the same time. Applications requiring three-key combinations (such as <Ctrl><Alt><Del>) must ensure that the three keys are not wired in positions that define the vertices of a rectangle (Figure 10). There is no limit on the number of keys that can be pressed simultaneously as long as the keys do not generate ghost key events and FIFO is not full.

#### Low-EMI Operation

The MAX7359 uses two techniques to minimize EMI radiating from the key-switch wiring. First, the voltage across the switch matrix never exceeds 0.55V when not

in sleep mode, irrespective of supply voltage  $V_{CC}$ . This reduces the voltage swing at any node when a switch is pressed to 0.55V maximum. Second, the keys are not dynamically scanned, which would cause the keyswitch wiring to continuously radiate interference. Instead, the keys are monitored for current draw (only occurs when pressed), and debounce circuitry only operates when one or more keys are actually pressed.

#### **Power-Supply Considerations**

The MAX7359 operates with a +1.62V to +3.6V power-supply voltage. Bypass the power supply to GND with a  $0.047\mu\text{F}$  or higher ceramic capacitor as close as possible to the device.

#### **Switch On-Resistance**


The MAX7359 is designed to be insensitive to resistance either in the key switches or the switch routing to and from the appropriate COLx and ROWx up to  $5k\Omega$ . These controllers are therefore compatible with low-cost membrane and conductive carbon switches.

#### **Port Capacitance**

There are discharge and charge processes at the switch closing point during the key scan. To restrict the charging time at less than that allocated for each individual key detection, the external capacitance at each port, including those from ESD-protection diode, should be less than 100pF for the application where two keys can be simultaneously pressed. The above applies only when two keys pressed share the same column port. The allowed external capacitance can be relaxed to 160pF if simultaneously pressed keys do not share the same column port.

#### **Software Reset**

The sequence machine for key-detection control can be reset using  $I^2C$  commands implementable by the software. During the normal operating mode, bit D7 of the configuration register 0x01 is 1. To software reset the MAX7359's key-detection sequence machine, send two  $I^2C$  commands to set the D7 bit to 0 and then to 1, respectively.







Figure 9. Ghost-Key Phenomenon

Figure 10. Valid Three-Key Combinations

### \_Typical Application Circuits (continued)



18 \_\_\_\_\_\_ /I/JXI/VI

### Pin Configurations (continued)

TOP VIEW (BUMPS ON BOTTOM)  MAX7359							
_	1	2	3	4	5		
А	ROW2	ROW3	COL3/ PORT3	ROW4	ROW5		
В	ROW1 () COL7/	ROW0	COL4/ PORT4	ROW7 (_) COL5/	ROW6 (C) COL6/		
С	PORT7	N.C.	N.C.	COL5/ PORT5	PORT6 ( ) COL2/		
D	V <sub>CC</sub>	SCL	GND		COL2/ PORT2		
E		SDA	ADO	COLO	COL1		
WLP (2.31mm × 2.31mm)							

\_\_\_\_\_Chip Information

PROCESS: BiCMOS

### **Package Information**

For the latest package outline information and land patterns, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
24 TQFN-EP	T243A3+1	<u>21-0188</u>
25 WLP	W252F2+1	21-0453

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/07	Initial release	_
1	4/08	Changed SCL device address for A1 in Table 10	15
2	2/09	Added Port Capacitance and Software Reset sections to Applications Information section	17
3	8/09	Added WLP package information	1, 2, 3, 19
4	6/10	Updated Absolute Maximum Ratings and Notes 6 and 8 (now Notes 5 and 7) in Electrical Characteristics	2, 3

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600