



### **General Description**

The MAX7320 2-wire serial-interfaced peripheral features eight push-pull outputs with selectable power-up logic states.

The +5.5V tolerant RST input clears the serial interface, terminating any I2C communication to or from the MAX7320.

The MAX7320 uses two address inputs with four-level logic to allow 16 I<sup>2</sup>C slave addresses. The slave address also determines the power-up state level for the outputs in groups of four ports.

The MAX7320 supports hot insertion. The serial interface SDA, SCL, ADO, AD2, and RST remain high impedance in power-down (V+=0V) with up to +6Vasserted on them.

The MAX7320 is one device in a family of pin-compatible port expanders with a choice of input ports, open-drain I/O ports, and push-pull output ports (see Table 1).

The MAX7320 is available in 16-pin QSOP and 16-pin TQFN packages, and is specified over the automotive temperature range (-40°C to +125°C).

### **Applications**

Cell Phones/PDAs	Automotive
Satellite Radios	RAID
Notebooks	Servers

#### **Features**

- ♦ 400kHz, +5.5V-Tolerant I2C Serial Interface
- ♦ +1.71V to +5.5V Operating Voltage
- ♦ Eight Push-Pull Output Ports with Selectable **Power-Up Logic States**
- ♦ RST Clears the Serial Interface, Terminating Any Serial Transaction to or from the MAX7320
- ♦ AD0 and AD2 Inputs Select from 16 Slave **Addresses**
- ♦ Low 0.6µA (typ) Standby Current
- ♦ -40°C to +125°C Temperature Range

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	PKG CODE
MAX7320AEE+	-40°C to +125°C	16 QSOP	_	E16-4
MAX7320ATE+	-40°C to +125°C	16 TQFN 3mm x 3mm x 0.8mm	ADB	T1633-4

<sup>+</sup>Denotes lead-free package.

Pin Configurations, Typical Application Circuit, and Functional Diagram appear at end of data sheet.

### Selector Guide

PART	INPUTS	INTERRUPT MASK	OPEN-DRAIN OUTPUTS	PUSH-PULL OUTPUTS
MAX7319	8	Yes	_	_
MAX7320	_	_	_	8
MAX7321	Up to 8	_	Up to 8	
MAX7322	4	Yes	_	4
MAX7323	Up to 4	_	Up to 4	4
MAX7328*	MAX7328*		Lie to O	_
MAX7329**	Up to 8	_	Up to 8	_

<sup>\*</sup>Second source to PCF8574.

<sup>\*\*</sup>Second source to PCF8574A.

### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)	
Supply Voltage V+	0.3V to +6V
SCL, SDA, ADO, AD2, RST	0.3V to +6V
O0–07	0.3V to $V+ + 0.3V$
00-07 Output Current	±25mA
SDA Input Current	10mA
Total V+ Current	50mA
Total GND Current	100mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin QSOP (derate 8.3mW/°C over +70°C)	667mW
16-Pin Thin QFN (derate 15.6mW/°C over +70°C).	1250mW
Operating Temperature Range40°C	to +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V+ = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V+ = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	V+		1.71		5.50	V
Power-On Reset Voltage	VPOR				1.6	V
Standby Current Voltage (Interface Idle)	ISTB	SCL and SDA and other digital inputs at V+		0.6	1.5	μΑ
Supply Current (Interface Running)	l+	f <sub>SCL</sub> = 400kHz; other digital inputs at V+		23	55	μΑ
Input High-Voltage	\/	V+ < 1.8V	0.8 x V+			V
SDA, SCL, AD0, AD2, RST	V <sub>IH</sub>	V+ ≥ 1.8V	0.7 x V+			] V
Input Low-Voltage	1/	V+ < 1.8V			0.2 x V+	V
SDA, SCL, AD0, AD2, RST	VIL	V+ ≥ 1.8V			0.3 x V+	V
Input Leakage Current SDA, SCL, AD0, AD2, RST	I <sub>IH</sub> , I <sub>IL</sub>	SDA, SCL, AD0, AD2, RST, O0-O7 at V+ or GND	-0.2		+0.2	μΑ
Input Capacitance SDA, SCL, AD0, AD2, RST				10		рF
		V+ = +1.71V, I <sub>SINK</sub> = 1mA		120	240	
Output Low Voltage		$V+ = +2.5V$ , $I_{SINK} = 2mA$		140	280	] ,
00–07	V <sub>OL</sub>	V+ = +3.3V, I <sub>SINK</sub> = 3mA		170	310	mV
		$V+ = +5V$ , $I_{SINK} = 5mA$		220	380	
		V+ = +1.71V, ISOURCE = 1mA	V+ - 250	V+ - 130		
Output High Voltage	VOH	V+ = +2.5V, I <sub>SOURCE</sub> = 2mA	V+ - 350	V+ - 200		mV
00-07	VOH	V+ = +3.3V, ISOURCE = 3mA	V+ - 290	V+ - 150		
		V+ = +5V, ISOURCE = 5mA				
Output Low Voltage SDA	Volsda	ISINK = 6mA			250	mV

\_\_\_\_\_\_NIXI/N

#### PORT AND TIMING CHARACTERISTICS

 $(V+ = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V+ = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 1)

	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Port Outp	ut Data Valid	tppv	C <sub>L</sub> ≤ 100pF			4	μs

#### **TIMING CHARACTERISTICS**

 $(V+ = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V+ = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fscl				400	kHz
Bus Free Time Between a STOP and a START Condition	t <sub>BUF</sub>		1.3			μs
Hold Time (Repeated) START Condition	tHD, STA		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 3)			0.9	μs
Data Setup Time	tsu, dat		100			ns
SCL Low to Data Out Valid	tvd, dat	SCL low to SDA output valid			3.4	μs
SCL Clock Low Period	tLOW		1.3			μs
SCL Clock High Period	tHIGH		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Notes 2, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	t <sub>F</sub>	(Notes 2, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of SDA Transmitting	t <sub>F,TX</sub>	(Notes 2, 4)		20 + 0.1C <sub>b</sub>	250	ns
Pulse Width of Spike Suppressed	tsp	(Note 5)		50		ns
Capacitive Load for Each Bus Line	C <sub>b</sub>	(Note 2)			400	рF
RST Pulse Width	tw		500			ns
RST Rising to START Condition Setup Time	trst		1			μs


- **Note 1:** All parameters tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- Note 2: Guaranteed by design.
- Note 3: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.
- Note 4: C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V+ and 0.7 x V+, I<sub>SINK</sub> ≤ 6mA.
- Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.





### **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 









### Pin Description

P	PIN		FUNCTION				
QSOP	TQFN	NAME	FUNCTION				
1, 3	15, 1	AD0, AD2	Address Inputs. Select device slave address with AD0 and AD2. Connect AD0 and AD2 to either GND, V+, SCL, or SDA to give four logic combinations (see Table 3).				
2	16	RST	Reset Input, Active Low. Drive RST low to clear the 2-wire interface.				
4–7, 9–12	2–5, 7–10	O0–O7	Output Ports. O0 to O7 are push-pull outputs.				
8	6	GND	Ground				
13	11	N.C.	No Connection. Not internally connected.				
14	12	SCL	I <sup>2</sup> C-Compatible Serial Clock Input				
15	13	SDA	I <sup>2</sup> C-Compatible Serial Data I/O				
16	14	V+	Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.				
_	EP	EP	Exposed Pad. Connect exposed pad to GND.				

4 \_\_\_\_\_\_*N*|X|X|

### **Detailed Description**

#### **MAX7319-MAX7329 Family Comparison**

The MAX7319–MAX7323 family consists of five pincompatible, eight-port expanders. Each version is optimized for different applications. The MAX7328 and MAX7329 are second sources to the PCF8574 and PCF8574A.

The MAX7324–MAX7327 family consists of four pincompatible, 16-port expanders that integrate the functions of the MAX7320 and one of either the MAX7319, MAX7321, MAX7322, or MAX7323.

#### **Functional Overview**

The MAX7320 is a general-purpose port expander operating from a +1.71V to +5.5V supply that provides eight push-pull output ports. The MAX7320 is rated to sink a total of 100mA and source a total of 50mA from all eight combined outputs.

The MAX7320 is set to one of 16 I<sup>2</sup>C slave addresses (0x50 to 0x5F) using address select inputs AD0 and AD2, and is accessed over an I<sup>2</sup>C serial interface up to 400kHz. Note the MAX7320 offers a different range of I<sup>2</sup>C slave addresses than the MAX7319, MAX7321, MAX7322, and MAX7323 (these expanders use the address range 0x60 to 0x6F).

Table 1. MAX7319–MAX7329 Family Comparison

PART	I <sup>2</sup> C SLAVE ADDRESS	INPUTS	INPUT INTERRUPT MASK	OPEN- DRAIN OUTPUTS	PUSH- PULL OUTPUTS	APPLICATION						
8-PORT EX	8-PORT EXPANDERS											
MAX7319	110xxxx	8	Yes	I	_	Input-only versions: Eight input ports with programmable latching transition detection interrupt and selectable pullups. Offers maximum versatility for automatic input monitoring. An interrupt mask selects which inputs cause an interrupt on transitions, and transition flags identify which inputs have changed (even momentarily) since the ports were last read.						
MAX7320	101xxxx	_		_	8	Output-only versions:  Eight push-pull outputs with selectable power-up default states.  Push-pull outputs offer faster rise time than opendrain outputs, and require no pullup resistors.						
MAX7321	110xxxx	Up to 8	_	Up to 8	_	I/O versions: Eight open-drain I/O ports with latching transition detection interrupt and selectable pullups. Open-drain outputs can level shift the logic-high state to a higher or lower voltage than V+ using external pullup resistors. Any port can be used as an input by setting the open-drain output to logic-high. Transition flags identify which inputs have changed (even momentarily) since the ports were last read.						
MAX7322	110xxxx	4	Yes	_	4	Four input-only, four output-only versions: Four input ports with programmable latching transition detection interrupt and selectable pullups. Four push-pull outputs with selectable power-up default levels.						

Table 1. MAX7319-MAX7329 Family Comparison (continued)

PART	I <sup>2</sup> C SLAVE ADDRESS	INPUTS	INPUT INTERRUPT MASK	OPEN- DRAIN OUTPUTS	PUSH- PULL OUTPUTS	APPLICATION
MAX7323	110xxxx	Up to 4	I	Up to 4	4	Four I/O, four output-only versions: Four open-drain I/O ports with latching transition detection interrupt and selectable pullups. Four push-pull outputs with selectable power-up default levels.
MAX7328 MAX7329	0100xxx 0111xxx	Up to 8		Up to 8	_	PCF8574-, PCF8574A-compatible versions: Eight open-drain I/O ports with nonlatching transition detection interrupt and pullups on all ports. All ports power up as inputs (or logic-high outputs). Any port can be used as an input by setting the open-drain output to logic-high.
16-PORT E	XPANDERS					
MAX7324	404	8	Yes	_	8	Software equivalent to a MAX7320 plus a MAX7321.
MAX7325	101xxxx and	Up to 8		Up to 8	8	Software equivalent to a MAX7320 plus a MAX7319.
MAX7326	110xxxx	4	Yes	_	12	Software equivalent to a MAX7320 plus a MAX7322.
MAX7327		Up to 4	_	Up to 4	12	Software equivalent to a MAX7320 plus a MAX7323.

Table 2. Read and Write Access to Eight-Port Expander Family

PART	I <sup>2</sup> C SLAVE ADDRESS	INPUTS	INTERRUPT MASK	OPEN- DRAIN OUTPUTS	PUSH- PULL OUTPUTS	I <sup>2</sup> C DATA WRITE	I <sup>2</sup> C DATA READ
MAX7319	110xxxx	8	Yes		_	<17-I0 interrupt mask>	<17-10 port inputs> <17-10 transition flags>
MAX7320	101xxxx				8	<07–00 port outputs>	<07-00 port inputs>
MAX7321	110xxxx	Up to 8		Up to 8	_	<p7–p0 port<br="">outputs&gt;</p7–p0>	<p7-p0 inputs="" port=""> <p7-p0 flags="" transition=""></p7-p0></p7-p0>
MAX7322	110xxxx	4	Yes	_	4	<07, 06 outputs, I5–I2 interrupt mask, 01, 00 outputs>	<07, 06, I5–I2, O1, O0 port inputs> <0, 0, I5–I2 transition flags, 0, 0>
MAX7323	110xxxx	Up to 4		Up to 4	4	<port outputs=""></port>	<07, O6, P5–P2, O1, O0 port inputs> <0, 0, P5-P2 transition flags, 0, 0>
MAX7328	0100xxx	Up to 8	_	Up to 8		<p7–p0 port<br="">outputs&gt;</p7–p0>	<p7-p0 inputs="" port=""></p7-p0>
MAX7329	0111xxx	Up to 8	_	Up to 8	_	<p7–p0 port<br="">outputs&gt;</p7–p0>	<p7–p0 inputs="" port=""></p7–p0>

5 \_\_\_\_\_\_*NIXIV* 

Table 3. MAX7320 Address Map

PIN CONNECTION		DEVICE ADDRESS						OUTPUTS POWER-UP DEFAULT								
AD2	AD0	A6	<b>A</b> 5	<b>A</b> 4	А3	A2	A1	Α0	07	06	<b>O</b> 5	04	О3	02	01	00
SCL	GND	1	0	1	0	0	0	0	1	1	1	1	0	0	0	0
SCL	V+	1	0	1	0	0	0	1	1	1	1	1	1	1	1	1
SCL	SCL	1	0	1	0	0	1	0	1	1	1	1	1	1	1	1
SCL	SDA	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1
SDA	GND	1	0	1	0	1	0	0	1	1	1	1	0	0	0	0
SDA	V+	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1
SDA	SCL	1	0	1	0	1	1	0	1	1	1	1	1	1	1	1
SDA	SDA	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1
GND	GND	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0
GND	V+	1	0	1	1	0	0	1	0	0	0	0	1	1	1	1
GND	SCL	1	0	1	1	0	1	0	0	0	0	0	1	1	1	1
GND	SDA	1	0	1	1	0	1	1	0	0	0	0	1	1	1	1
V+	GND	1	0	1	1	1	0	0	1	1	1	1	0	0	0	0
V+	V+	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1
V+	SCL	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1
V+	SDA	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1

The  $\overline{\rm RST}$  input clears the serial interface in case of a hung bus, terminating any serial transaction to or from the MAX7320.

When the MAX7320 is read through the serial interface, the actual logic states at the ports are read back.

Output port power-up logic states are selected by the address select inputs AD0 and AD2. Ports default to logic-high or logic-low on power-up in groups of four (see Table 3).

#### **RST** Input

The  $\overline{\text{RST}}$  input voids any I<sup>2</sup>C transaction involving the MAX7320 and forces the MAX7320 into the I<sup>2</sup>C STOP condition. A reset does not change the contents of the output register.  $\overline{\text{RST}}$  is overvoltage tolerant to +5.5V.

#### **Standby Mode**

When the serial interface is idle, the MAX7320 automatically enters standby mode, drawing minimal supply current.

## Slave Address and Power-Up Default Logic States

Address inputs AD0 and AD2 determine the MAX7320 slave address and set the power-up output logic states. Power-up logic states are set in groups of four (see Table 3). The MAX7320 uses a different range of slave

addresses (101xxxx) than the MAX7319, MAX7321, MAX7322, and MAX7323 (110xxxx).

The MAX7320 slave address is determined on each I<sup>2</sup>C transmission, regardless of whether the transmission is actually addressing the MAX7320. The MAX7320 distinguishes whether address inputs AD0 and AD2 are connected to SDA or SCL instead of fixed logic levels V+ or GND during this transmission. This means that the MAX7320 slave address can be configured dynamically in the application without cycling the device supply.

On initial power-up, the MAX7320 cannot decode the address inputs AD0 and AD2 fully until the first I2C transmission. AD0 and AD2 initially appear to be connected to V+ or GND. This is important because the address selection determines the power-up logic levels of the output ports. However, at power-up, the I<sup>2</sup>C SDA and SCL bus interface lines are high impedance at the pins of every device (master or slave) connected to the bus, including the MAX7320. This is guaranteed as part of the I<sup>2</sup>C specification. Therefore, address inputs AD0 and AD2 that are connected to SDA or SCL normally appear at power-up to be connected to V+. The powerup output state selection logic uses AD0 to select the power-up state for ports O3-O0, and uses AD2 to select the power-up state for ports O7-O4. The rule is that a logic-high, SDA, or SCL connection selects a




Figure 1. 2-Wire Serial-Interface Timing Details

logic-high power-up state, and a logic-low selects a logic-low power-up state for each set of four ports (see Table 3). The output power-up logic level configuration is correct for a standard I<sup>2</sup>C configuration, where SDA or SCL appear to be connected to V+ by the external I<sup>2</sup>C pullups.

There are circumstances where the assumption that SDA = SCL = V+ on power-up is not true; for example, in true hot-swap applications in which there is legitimate bus activity during power-up. Also, if SDA and SCL are terminated with pullup resistors to a different supply voltage than the MAX7320's supply, and if that pullup supply rises later than the MAX7320's, then SDA or SCL may appear at power-up to be connected to GND. In such applications, use the four address combinations that are selected by connecting address inputs AD0 and AD2 to GND or V+ (shown in **bold** in Table 3). These selections are guaranteed to be correct at power-up, independent of SDA and SCL behavior. If one of the other 12 address combinations is used, be aware that unexpected port power-up default states may occur until the first I<sup>2</sup>C transmission (to any device, not necessarily the MAX7320).

#### **Port Outputs**

Write one byte to the MAX7320 to set all output port states simultaneously.

### **Serial Interface** Serial-Addressing

The MAX7320 operates as a slave that sends and receives data through an I<sup>2</sup>C interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master initiates all data trans-




Figure 2. START and STOP Conditions

fers to and from the MAX7320, and generates the SCL clock that synchronizes the data transfer (Figure 1).

SDA operates as both an input and an open-drain output. A pullup resistor, 4.7k $\Omega$  (typ), is required on SDA. SCL operates only as an input. A pullup resistor, 4.7k $\Omega$  (typ), is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition sent by a master, followed by the MAX7320's 7-bit slave address plus  $R/\overline{W}$  bit, one or more data bytes, and finally a STOP condition (Figure 2).

#### START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, the master issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 2).

#### Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 3).

8 \_\_\_\_\_\_\_/N/JXI/M

#### Acknowledge

The acknowledge bit is a clocked 9th bit the recipient uses to acknowledge receipt of each byte of data (Figure 4). Each byte transferred effectively requires 9 bits. The master generates the ninth clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7320, the device generates the acknowledge bit because the MAX7320 is the recipient. When the MAX7320 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Address

The MAX7320 has a 7-bit slave address (Figure 5). The 8th bit following the 7-bit slave address is the  $R/\overline{W}$  bit. It is low for a write command, and high for a read command.

The 1st (A6), 2nd (A5), and 3rd (A4) bits of the MAX7320 slave address are always 1, 0, and 1. Connect AD0 and AD2 to GND, V+, SDA, or SCL to select the slave address bits A3, A2, A1, and A0. The MAX7320 has 16 possible slave addresses (Table 3), allowing up to 16 MAX7320 devices on an I<sup>2</sup>C bus.

Note the MAX7320 offers a different range of I<sup>2</sup>C slave addresses from the MAX7319, MAX7321, MAX7322 and MAX7323, for which 1st (A6), 2nd (A5), and 3rd (A4) bits of the slave address are always 1, 1, and 0.

#### Accessing the MAX7320

A **single-byte read** from the MAX7320 returns the status of the eight output ports, read back as inputs.

A **2-byte read** repeatedly returns the status of the eight output ports, read back as inputs.

A **multibyte read** (more than 2 bytes before the I<sup>2</sup>C STOP bit) repeatedly returns the status of the eight output ports, read back as inputs.

A **single-byte write** to the MAX7320 sets the logic state of all eight outputs.

A **multibyte write** to the MAX7320 repeatedly sets the logic state of all eight outputs.

#### Reading from the MAX7320

A read from the MAX7320 starts with the master transmitting the MAX7320's slave address with the  $R/\overline{W}$  bit set high. The MAX7320 acknowledges the slave address, and samples the logic state of the output ports during the acknowledge bit. The master can read one or more bytes from the MAX7320 and then issue a STOP condition (Figure 6). The MAX7320 transmits the




Figure 3. Bit Transfer




Figure 4. Acknowledge

current port data, read back from the actual port outputs (not the port output latches) during the acknowledge. If a port is forced to a logic state other than its programmed state, the read back reflects this. If driving a capacitive load, readback port level verification algorithms may need to take the RC rise/fall time into account.

Typically, the master reads one byte from the MAX7320, then issues a STOP condition (Figure 6). However, the master can read 2 or more bytes from the MAX7320, then issue a STOP condition. In this case, the MAX7320 resamples the port outputs during each acknowledge and transmits the new data each time.

#### Writing to the MAX7320

A write to the MAX7320 starts with the master transmitting the MAX7320's slave address with the  $R/\overline{W}$  bit set low. The MAX7320 acknowledges the slave address and samples the ports during the acknowledge bit. The master can transmit one or more bytes of data. The MAX7320 acknowledges each subsequent byte of data and updates the output ports until the master issues a STOP condition (Figure 7).




Figure 5. Slave Address




Figure 6. Reading the MAX7320





Figure 7. Writing to the MAX7320

\_ /VI/IXI/VI

### **Functional Block Diagram**



## Applications Information

### **Hot Insertion**

SDA, SCL, AD0, AD2, and  $\overline{RST}$  are overvoltage protected to +6V independent of V+. This allows the MAX7320 to be operated from a lower supply voltage, such as +3.3V, while the I<sup>2</sup>C interface is driven from a higher logic level, such as +5V.

Each of the output ports, O0–O7, has a protection diode to V+ and to GND (Figure 8). When a port output is driven to a voltage higher than V+ or lower than GND, the appropriate protection diode clamps the output to a diode drop above V+ or below GND. When the MAX7320 is powered down (V+ = 0V), each output port appears as a diode connected to GND (Figure 8).

### **Power-Supply Considerations**

The MAX7320 operates with a supply voltage of +1.71V to +5.5V over the -40°C to +125°C temperature range. Bypass V+ to GND with a ceramic capacitor of at least 0.047µF as close to the device as possible. For the TQFN version, additionally connect the exposed pad to GND.




Figure 8. Output Port Structure


## Compatibility with MAX6965, MAX7315, and MAX7316

The MAX7320 is subset pin compatible with the MAX6965, MAX7315, and MAX7316. The pin differences are shown in Table 4. The MAX7320 is not software compatible with MAX6965, MAX7315, or MAX7316. In many cases it is possible to design a PC board to work with all these port expanders, providing design flexibility.


Table 4. MAX7320, MAX6965, MAX7315, and MAX7316 Pin Compatibility

PIN-PA	CKAGE	PIN FUNCTION					
16 QSOP	16 TQFN	MAX7320	MAX7315	MAX6965 AND MAX7316			
1	15	AD0	AD0	BLINK			
2	16	RST	AD1	RST			
3	1	AD2	AD2	AD0			

### **Typical Application Circuit**



### Pin Configurations




### **Chip Information**

PROCESS: BiCMOS
Connect EP to GND

### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



PKG		8L 3x3		1	2L 3x3		16L 3x3			
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
е	0	.65 BS0	Š.	C	.50 BSC	5.	0.50 BSC.			
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50	
N		8			12		16			
ND		2			3		4			
NE		2			3		4			
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A2	C	.20 RE	F	0.20 REF			0.20 REF			
k	0.25	-	-	0.25	-	-	0.25	-	-	

EXPOSED PAD VARIATIONS										
PKG.		D2			E2		PIN ID	JEDEC		
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PINID	JEDEC		
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC		
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		

- 1 DIMENSIONING & TOLERANCING CONFORM TO ASME Y14 5M-1994
- DIMENSIONING & TOLEHANCING CONFORM TO ASME Y14.5M-1994.
   ALL DIMENSIONS ARE IN MILIMETERS, ANGLES ARE IN DEGREES.
   N IS THE TOTAL NUMBER OF TERMINALS.
   THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO ➡ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

   ★ DIMENSION D APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL ITP.

   ★ DIAP NO HE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

   ▼ DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

   ★ COPLANARITY APPLIES TO THE EXPOSED HEAT SIMK SLUG AS WELL AS THE TERMINALS.

   ■ DRAWING CONFORMS TO JEDEG MC220 REVISION C.

   ★ MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

   11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.


   12. WARPAGE NOT TO EXCEED 0.10mm.

PDALLAS /VI/IXI/VI

-DRAWING NOT TO SCALE-

### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products, Inc.