




- ▼ Lower Gate Charge
- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic




$BV_{DSS}$	-60V
$R_{DS(ON)}$	90m $\Omega$
$I_D$	-4A

## Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SO-8 package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	-60	V
$V_{GS}$	Gate-Source Voltage	$\pm 25$	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current <sup>3</sup>	-4.0	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current <sup>3</sup>	-3.2	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	-20	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	2.5	W
	Linear Derating Factor	0.02	W/ $^\circ C$
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ C$

## Thermal Data

Symbol	Parameter	Value	Unit
Rthj-a	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	50	$^\circ C/W$



**Electrical Characteristics @T<sub>j</sub>=25°C(unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-60	-	-	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-4A	-	-	90	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3A	-	-	120	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250uA	-1	-	-3	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =-10V, I <sub>D</sub> =-4A	-	4	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =-60V, V <sub>GS</sub> =0V	-	-	-10	uA
	Drain-Source Leakage Current (T <sub>j</sub> =70°C)	V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V	-	-	-100	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> =±25V	-	-	±100	nA
Q <sub>g</sub>	Total Gate Charge <sup>2</sup>	I <sub>D</sub> =-4A	-	14	28	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =-48V	-	3.3	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =-4.5V	-	8	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time <sup>2</sup>	V <sub>DS</sub> =-30V	-	8	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =-1A	-	5	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =3.3Ω, V <sub>GS</sub> =-10V	-	46	-	ns
t <sub>f</sub>	Fall Time	R <sub>D</sub> =30Ω	-	23	-	ns
C <sub>iSS</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	1100	2790	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =-25V	-	115	-	pF
C <sub>rSS</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	90	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =-2A, V <sub>GS</sub> =0V	-	-	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time <sup>2</sup>	I <sub>S</sub> =-4A, V <sub>GS</sub> =0V,	-	33	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	di/dt=100A/μs	-	50	-	nC

**Notes:**

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board ; 125 °C/W when mounted on Min. copper pad.

THIS PRODUCT IS AN ELECTROSTATIC SENSITIVE, PLEASE HANDLE WITH CAUTION.

THIS PRODUCT HAS BEEN QUALIFIED FOR CONSUMER MARKET. APPLICATIONS OR USES AS CRITERIAL COMPONENT IN LIFE SUPPORT DEVICE OR SYSTEM ARE NOT AUTHORIZED.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform