# USB Host Charger Identification Analog Switch 

## General Description

The MAX14550E is a USB Hi-Speed analog switch with a USB host charger (dedicated charger) identification circuit. The MAX14550E supports both the USB Battery Charging Specification Revision 1.0 and a set resistor bias for Apple ${ }^{\circledR}$-compliant devices.

The MAX14550E features a high-performance Hi-Speed USB switch with low 4pF (typ) on-capacitance and low $4 \Omega$ (typ) on-resistance. In addition, the MAX14550E features two digital inputs (CBO and CB1) to switch between pass-through and charger modes. The USB host charger identification circuit allows a host USB port to support USB chargers with shorted D+/D- detection and to provide support for Apple-compliant devices using a resistor bias. When an Apple-compliant device is attached to the port, the MAX14550E provides the voltage from the resistor-divider. The MAX14550E uses the internal or external resistor based on the voltage at RDP. If a USB Revision 1.0-compliant device is attached, the MAX14550E connects a short across DP and DM to allow correct charger detection. The MAX14550E autodetection circuit can be disabled and either a DP/DM short or resistor network is chosen as the default.

The MAX14550E has enhanced high electrostatic discharge (ESD) protection on the DP and DM inputs up to $\pm 15 \mathrm{kV}$ Human Body Model (HBM).

The MAX14550E is available in a 10-pin (3mm x 3mm) TDFN package and is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.

- USB 2.0 Hi-Speed Switching
- Low 4.0pF On-Capacitance
- Low 4.0』 On-Resistance- Ultra-Low 0.1』 On-Resistance Flatness
- +2.8V to +5.5V Supply Range
- Ultra-Low 7 HA Supply Current
- Automatic USB Charger Identification Circuit
- Optional External Resistor-Divider with Auto Selection
- $\pm 15 k V$ High ESD HBM Protection on DP/DM
- $3 \mathrm{~mm} \times 3 \mathrm{~mm}$, 10-Pin TDFN Package

Applications
Laptops
Netbooks
Cell Phones
Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | TOP <br> MARK |
| :---: | :---: | :---: | :---: |
| MAX14550EETB+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10 TDFN-EP* | AWG |

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

## Typical Operating Circuit appears at end of data sheet.

## USB Host Charger Identification Analog Switch

## ABSOLUTE MAXIMUM RATINGS

VCC, DP, DM, TDP, TDM, RDP,
$\qquad$ Continuous Current Into Any Terminal .......................... $\pm 30 \mathrm{~mA}$ Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
10-Pin TDFN (derate $24.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ....... 1951 mW Thermal Resistance (Note 1)
Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ )........... $41^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta$ JC).
$\qquad$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=+2.8 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{TJ}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VCC}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-Supply Voltage | VCC |  |  | 2.8 |  | 5.5 | V |
| Supply Current | ICC | $\mathrm{VCC}=3.3 \mathrm{~V}$ | $V_{C B O}=V_{C B}=V_{C C}$ |  | 0.7 | 2 | $\mu \mathrm{A}$ |
|  |  |  | VCBO $=0 \mathrm{~V}, \mathrm{VCB}=\mathrm{VCC}$ |  | 6.5 | 10 |  |
|  |  |  | External resistors used, <br> $\mathrm{V}_{C B O}=\mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$ or <br> $V_{C B O}=V_{C C}, V_{C B}=0 V$ |  | 7 | 12 |  |
|  |  |  | Internal resistors used, <br> $\mathrm{V}_{C B O}=\mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$ or <br> $\mathrm{V}_{\text {CBO }}=\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CB }}=0 \mathrm{~V}$ |  | 76 | 120 |  |
|  |  | $V_{C C}=5.5 \mathrm{~V}$ | $V_{C B 0}=V_{C B}=V_{C C}$ |  | 2.5 | 7 |  |
|  |  |  | VCBO $=0 \mathrm{~V}, \mathrm{VCB}=\mathrm{VCC}$ |  | 8.5 | 15 |  |
|  |  |  | External resistors used, <br> $\mathrm{V}_{C B O}=\mathrm{V}_{C B}=0 \mathrm{~V}$ or <br> $V_{C B O}=V_{C C}, V_{C B}=0 V$ |  | 9 | 16 |  |
|  |  |  | Internal resistors used, $\begin{aligned} & \mathrm{V}_{C B O}=\mathrm{V}_{\mathrm{CB}}=\mathrm{OV} \text { or } \\ & \mathrm{V}_{\mathrm{CBO}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CB}}=0 \mathrm{~V} \end{aligned}$ |  | 125 | 180 |  |
| Supply Current Increase | $\Delta \mathrm{ICC}$ | $\mathrm{OV} \leq \mathrm{V}_{\text {CB_ }} \leq \mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }} \leq \mathrm{V}_{\text {CB }} \leq \mathrm{V}_{\text {CC }}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| Analog Signal Range | VDP, VDM |  |  | 0 |  | VCC | V |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| On-Resistance TDP/TDM Switch | Ront | $\mathrm{OV} \leq \mathrm{VDP} / \mathrm{DM} \leq \mathrm{VCC}$, IDP or IDM $=10 \mathrm{~mA}$ |  |  | 4 | 6.5 | $\Omega$ |
| On-Resistance Match Between Channels TDP/TDM Switch | $\triangle \mathrm{RONT}$ | $\mathrm{V} D P=\mathrm{V} D \mathrm{CM}=400 \mathrm{mV}$, IDP or $\mathrm{I} \mathrm{DM}=10 \mathrm{~mA}$ |  |  | 0.1 |  | $\Omega$ |

## USB Host Charger Identification Analog Switch

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VCC}=+2.8 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VCC}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :--- | :---: | :---: | :---: | UNITS

## USB Host Charger Identification Analog Switch

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{VCC}=+2.8 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VCC}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPARATORS |  |  |  |  |  |  |
| DM Comparator Threshold | VDMF | VRDP > 0.4V, DM falling | 1.9 | 2.1 | 2.3 | V |
|  |  | VRDP $<0.3 \mathrm{~V}$, DM falling | 44 | 45 | 46 | \%VCC |
| DP and RDP Comparator Threshold | VDPR | DP or RDP falling | 0.3 | 0.35 | 0.4 | V |
| DM Comparator Hysteresis |  |  |  | 1 |  | \%VDMF |
| DP and RDP Comparator Hysteresis |  |  |  | 1 |  | \%VDPR |
| DM Comparator Debounce Time | tDM | VDM from 2.8 V to 1.5 V | 30 | 100 | 200 | $\mu \mathrm{s}$ |
| DP Comparator Debounce Time | tDP | VDP from 0.7 V to 0 V | 30 | 100 | 200 | $\mu \mathrm{s}$ |
| DIGITAL I/O (CB0, CB1) |  |  |  |  |  |  |
| Input Logic Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  | V |
| Input Logic Voltage Low | VIL |  |  |  | 0.4 | V |
| Input Logic Hysteresis | VHYST |  |  | 100 |  | mV |
| Input Leakage Current | IIN | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, 0 \mathrm{~V}^{\leq} \leq \mathrm{V}_{C B} \leq \mathrm{V}_{\text {IL }} \text { or } \\ & \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{CB}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | -250 |  | +250 | nA |
| ESD PROTECTION |  |  |  |  |  |  |
| All Pins |  | Human Body Model |  | $\pm 2$ |  | kV |
| ESD Protection Level (DP and DM Only) |  | Human Body Model |  | $\pm 15$ |  | kV |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 3: Guaranteed by design.
Test Circuits/Timing Diagrams


CL INCLUDES FIXTURE AND STRAY CAPACITANCE. $V_{\text {OUT }}=V_{\text {IN }}\left(\frac{R_{L}}{R_{L}+R_{\text {ON }}}\right)$


IN DEPENDS ON SWITCH CONFIGURATION; INPUT POLARITY DETERMINED BY SENSE OF SWITCH.

Figure 1. Switching Time

## USB Host Charger Identification Analog Switch

Test Circuits/Timing Diagrams (continued)


Figure 2. Output Signal Skew

## USB Host Charger Identification Analog Switch



Figure 3. Off-Isolation and Crosstalk

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## USB Host Charger Identification Analog Switch

Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


EYE DIAGRAM


## USB Host Charger Identification Analog Switch

Typical Operating Characteristics (continued) ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



Pin Configuration

*CONNECT EP TO GND.
Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | CB0 | Switch Control Bit 0. See the Switch Control section. |
| 2 | DP | USB Connector D+ Connection |
| 3 | DM | USB Connector D- Connection |
| 4 | GND | Ground |
| 5 | RDP | External Resistor Bias Input for D+ and Selection for External Resistors in RDP and RDM |
| 6 | RDM | External Resistor Bias Input for D- |
| 7 | VCC | Power Supply. Bypass VcC to GND through a 0.1 1 F capacitor. Place the capacitor as close as possible to the device. |
| 8 | TDM | USB Transceiver D- Connection |
| 9 | TDP | USB Transceiver D+ Connection |
| 10 | CB1 | Switch Control Bit 1. See the Switch Control section. |
| - | EP | Exposed Pad. Connect EP to GND. Do not use EP as the main ground connection. |

# USB Host Charger Identification Analog Switch 

Functional Diagram


## Detailed Description

The MAX14550E is a combination of a Hi-Speed USB analog switch and a charger host identification detection analog switch, which allows USB hosts to identify the USB port as a charger port when the USB host is in a low-power mode and cannot enumerate USB devices. The MAX14550E features a high-performance, Hi-Speed USB switch with low 4 pF on-capacitance and low $4 \Omega$ onresistance. DP and DM can survive signals between OV and 6 V with any supply voltage.

Resistor-Dividers
The MAX14550E features an internal resistor-divider for biasing or can operate with external resistors. Connect RDP to ground to use the internal resistor-divider (see the Typical Operating Circuit). The user must provide 5V supply voltage to VCC when the internal resistor-divider is used. When the MAX14550E is not operated with the internal resistor-dividers, the device disconnects the internal resistor-dividers' pullup voltage (VCC_SW) to minimize supply current requirements.

Connect RDP to a voltage above 0.4 V (max) to use external resistors (Figure 4). Internal resistor-dividers are always disconnected from the supply voltage when external resistor-dividers are detected at RDP (VRDP > 0.4V).

## Switch Control

The MAX14550E features two digital inputs, CB0 and CB1, for mode selection (Table 1). Connect CBO and CB1 to a logic-level low voltage for autodetection mode (see the Autodetection section).
Connect CB0 and CB1 to a logic-level high voltage for normal Hi-Speed USB bypass functionality.
Connect CB0 to a logic-level low and CB1 to a logic-level high voltage to select charger mode. Optionally, CBO and CB1 can be forced to set the detection to a particular state. The USB Implementers Forum (USB-IF) has defined that dedicated chargers have D+ and D- shorted together. In USB charger mode, DP and DM are shorted together for dedicated charging functionality. Connect CB0 to a logic-level high and CB1 to a logic-level low voltage to force the resistor network to be connected to DP and DM.

## USB Host Charger Identification Analog Switch



Figure 4. Operation with External Resistors

## Autodetection

The MAX14550E features autodetection mode for dedicated chargers and USB masters. CB0 and CB1 must both be set low to activate autodetection mode.
In autodetection mode, the MAX14550E initially connects the resistor network to DP and DM. The MAX14550E monitors the voltage at DM to determine the type of device attached. If the voltage at DM is 2.1 V (typ) or higher, the voltage stays as is.
If the voltage at DM is below the 2.1 V (typ) threshold, the internal switch disconnects DP from the resistor network and DM. DP and DM are shorted together. The MAX14550E then monitors the voltage at DM to determine when to reconnect the resistor network. If the volt-
age at $\mathrm{DM}>0.35 \mathrm{~V}$ (typ), the short remains connected. If the voltage at DM drops below 0.35 V (typ), the short is removed and the resistor network is reconnected to DP and DM.

DP and DM feature a 100 $\mu \mathrm{s}$ (typ) debounce time to reject transients.

## ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.
The Air-Gap test involves approaching the device with a charged probe. The Contact-Discharge method connects the probe to the device before the probe is energized.

## USB Host Charger Identification Analog Switch

Table 1. Digital Input States

| Vcc <br> (V) | RDP <br> < O.4V = INTERNAL RESISTOR <br> $>\mathbf{0 . 4 V}=$ EXTERNAL RESISTOR | CBO | CB1 | INTERNAL OR <br> POSITION | EXTERNAL <br> RESISTOR <br> CONNECTED TO <br> DP/DM | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## USB Host Charger Identification Analog Switch

## Extended ESD Protection (Human Body Model)

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges up to $\pm 2 \mathrm{kV}$ (Human Body Model) encountered during handling and assembly. DP and DM are further protected against ESD
up to $\pm 15 \mathrm{kV}$ (Human Body Model) without damage. The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the device continues to function without latchup (Figures 5a and 5b).

## Table 2. Tested Portable Device

| MANUFACTURER/ SPECIFICATION | DEVICE | IDENTIFICATION | DETECTION METHOD/COMMENTS | MAX14550E SUPPORT |
| :---: | :---: | :---: | :---: | :---: |
| Apple | iPod $®$ and some iPhones® | None | Immediately draws 500 mA when 5 V is attached to VBUS | iPhone 2G, 3G, and 3GS; iPod classic®; iPod video; iPod touch (1st and 2nd generations); iPod nano® (3rd, 4th, 5th generation); and iPod mini |
|  | iPod touch® and iPhone 3G | Resistor-divider on D+ and D- | USB FS/HS configuration: draws < 500mA <br> D+/D- voltage detection: <1A |  |
| Motorola | All phones with mini-USB | Resistor to GND on ID line | USB FS/HS configuration: draws < 500mA. Follows CEA-936-A specification, which is the only known company to use this specification. | Depends on model |
| RIM | BlackBerry® | Some models look for shorted D+/D- | USB FS/HS configuration: draws < 500mA. Some models look for shorted D+/D- with a pullup to 2.7 V for dedicated charger. | Depends on model |
| HTC | QUALCOMM®based phones | None | Immediately draws 500 mA when 5 V is attached to VBUS | Full support |
| USB-IF Standard | - | Shorted D+/D- | Device uses a specific method (voltages and timing well defined) | 2009 and newer LG and Samsung models with microUSB connector |
| China Standard | - | Shorted D+/D- | Method not defined | Depends on model |

iPod, iPhone, iPod touch, iPod classic, and iPod nano are registered trademarks of Apple, Inc.
BlackBerry is a registered trademark/servicemark of Research In Motion Limited.
QUALCOMM is a registered trademark of QUALCOMM Incorporated.

## USB Host Charger Identification Analog Switch



Figure 5a. Human Body ESD Test Model


Figure 5b. Human Body Current Waveform

Timing Charts


## USB Host Charger Identification Analog Switch

Timing Charts (continued)


USB Host Charger Identification Analog Switch
Timing Charts (continued)


NOTE: THIS TIMING IS TO AVOID THE VOLTAGE FROM THE RESISTOR-DIVIDER FROM APPEARING ON DP/DM WHILE VBUS IS OFF BY SWITCHING DP/DM TO TDP/TDM, WHICH IS GROUNDED BY $15 \mathrm{k} \Omega$.

## USB Host Charger Identification Analog Switch



## Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 10 TDFN-EP | $\mathrm{T} 1033+1$ | $\underline{\mathbf{2 1 - 0 1 3 7}}$ |

## USB Host Charger Identification Analog Switch

| Revision History |  |  |  |
| :---: | :---: | :---: | :---: |
| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
| 0 | 8/09 | Initial release. | - |
| 1 | 11/09 | - Replaced the Lead Temperature with Soldering Temperature in the Absolute Maximum Ratings section. <br> - Changed the "DP/DM On-Capacitance" specification in the Electrical Characteristics table conditions from $f=1 \mathrm{MHz}$ to $f=240 \mathrm{MHz}$ and 6.0 pF (max) to 5.5 pF (max). <br> - Replaced TOC11 (Eye Diagram) in the Typical Operating Characteristics section. <br> - Replaced Table 1 and added Table 2. <br> - Added the Timing Chart. | $\begin{gathered} 2,3,7,11 \\ 12,13 \end{gathered}$ |
| 2 | 1/10 | Replaced the timing diagrams in Timing Charts. | 13, 14,15 |

[^0]
[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

