

# STD25NF10

N-channel 100V - 0.033Ω - 25A - DPAK Low gate charge STripFET™ II Power MOSFET

### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD25NF10	100V	< 0.038Ω	25A


- Exceptional dv/dt capability
- Application oriented characterization
- 100% avalanche tested
- Application oriented characterization

## **Description**


This Power MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced highefficiency isolated DC-DC converters for Telecom and Computer application. It is also intended for any application with low gate charge drive requirements.

## **Applications**

■ Switching application



## Internal schematic diagram



### **Order codes**

Part number	Marking	Package	Packaging
STD25NF10T4	D25NF10	DPAK	Tape & reel

July 2006 Rev 4 1/13

Contents STD25NF10

# **Contents**

1	Electrical ratings 3
2	Electrical characteristics4
	2.1 Electrical characteristics (curves) 6
3	Test circuit 8
4	Package mechanical data
5	Packing mechanical data11
6	Revision history12

STD25NF10 Electrical ratings

# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	100	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	100	V
V <sub>GS</sub>	Gate- source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25°C	25	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100°C	21	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	100	Α
P <sub>tot</sub>	Total dissipation at T <sub>C</sub> = 25°C	100	W
	Derating Factor	0.67	W/°C
dv/dt <sup>(3)</sup>	Peak diode recovery avalanche energy	13	V/ns
E <sub>AS</sub> (4)	Single pulse avalanche energy	480	mJ
T <sub>stg</sub>	Storage temperature	-55 to 175	°C
Tj	Max. operating junction temperature	-55 10 175	

<sup>1.</sup> Current limited by package

Table 2. Thermal data

Rthj-case	Thermal resistance junction-case max	1.5	°C/W
Rthj-amb	Thermal resistance junction-to ambient max	100	°C/W
T <sub>J</sub>	Maximum lead temperature for soldering purpose	300	°C

<sup>2.</sup> Pulse width limited by safe operating area.

 $<sup>3. \</sup>quad I_{SD} \leq \!\! 35A, \, \text{di/dt} \leq \!\! 300A/\mu s, \, V_{DD} = \!\! V(_{BR)DSS}, \, T_j \leq \!\! T_{JMAX}$ 

<sup>4.</sup> Starting  $T_i = 25$  °C,  $I_D = 12.5 \text{A V}_{DD} = 50 \text{V}$ 

Electrical characteristics STD25NF10

## 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \mu A, V_{GS} = 0$	100			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS} = Max rating$ $V_{DS} = Max rating,$ $T_C = 125^{\circ}C$			1 10	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10V, I_D = 12.5A$		0.033	0.038	Ω

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9fs <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> = 15V, I <sub>D</sub> = 12.5A		20		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V, f = 1MHz,$ $V_{GS} = 0$		1550 220 95		pF pF pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD}$ = 50V, $I_{D}$ = 12.5A $R_{G}$ = 4.7 $\Omega$ $V_{GS}$ = 10V (see <i>Figure 12</i> )		17 60 60 15		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ = 80V, $I_D$ = 12.5A, $V_{GS}$ = 10V, $R_G$ = 4.7 $\Omega$ (see <i>Figure 13</i> )		55 12 20		nC nC nC

<sup>1.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %.

Table 5. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current Source-drain current (pulsed)				25 100	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 25A, V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 25A$ , di/dt = 100A/ $\mu$ s, $V_{DD} = 50V$ , $T_j = 150$ °C (see <i>Figure 14</i> )		88 317 7.2		ns nC A

<sup>1.</sup> Pulse width limited by safe operating area.


<sup>2.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %

Electrical characteristics STD25NF10

## 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance







Figure 3. Output characterisics

Figure 4. Transfer characteristics







Figure 5. Transconductance

Figure 6. Static drain-source on resistance






Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature

Figure 10. Normalized on resistance vs temperature





Figure 11. Source-drain diode forward characteristics



577

**Test circuit** STD25NF10

#### 3 **Test circuit**

Figure 12. Switching times test circuit for resistive load

Figure 13. Gate charge test circuit




Figure 14. Test circuit for inductive load switching and diode recovery times

Figure 15. Unclamped Inductive load test circuit





Figure 16. Unclamped inductive waveform

Figure 17. Switching time waveform




## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

577


### **DPAK MECHANICAL DATA**

DIM.		mm.			inch	
DIWI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
b4	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.200	
E	6.4		6.6	0.252		0.260
E1		4.7			0.185	
е		2.28			0.090	
e1	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L	1			0.039		
(L1)		2.8			0.110	
L2		0.8			0.031	
L4	0.6		1	0.023		0.039
R		0.2			0.008	
V2	0°		8°	0°		8°




## 5 Packing mechanical data

#### **DPAK FOOTPRINT**



#### **TAPE AND REEL SHIPMENT**



57

Revision history STD25NF10

# 6 Revision history

Table 6. Revision history

Date	Revision Changes	
21-Jun-2004	3	Preliminary version
03-Jul-2006	4	New template, no content change

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

 $The \ ST \ logo \ is \ a \ registered \ trademark \ of \ STM icroelectronics. \ All \ other \ names \ are \ the \ property \ of \ their \ respective \ owners.$ 

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

47/