

STD3PK50Z

P-channel 500 V, 3 Ω 2.8 A DPAK Zener-protected SuperMESH™ Power MOSFET

Preliminary data

Features

Туре	V _{DSS}	R _{DS(on)} max	I _D	P _{TOT}
STD3PK50Z	500 V	< 4Ω	2.8 A	70 W

- Gate charge minimized
- Extremely high dv/dt capability
- 100% avalanche tested
- Very low intrinsic capacitance
- Improved ESD capability



Switching applications

Description

This device is a P-channel SuperMESH™ that is obtained through an optimization of STMicroelectronics' well-established strip-based PowerMESH™ layout. In addition to pushing onresistance significantly lower, it also ensures very good dv/dt capability for the most demanding applications. This series complement STs' full range of high voltage Power MOSFETs.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STD3PK50Z	3PK50Z	DPAK	Tape and reel

November 2010 Doc ID 18280 Rev 1 1/11

Contents STD3PK50Z

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package mechanical data	7
5	Packaging mechanical data	9
6	Revision history 1	0

STD3PK50Z Electrical ratings

1 Electrical ratings^(a)

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain source voltage	500	V
V _{GS}	Gate- source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25 °C	2.8	Α
I _D	Drain current (continuous) at T _C = 100 °C	2	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	11.2	Α
P _{TOT}	Total dissipation at T _C = 25 °C	70	W
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T_{jmax})	TBD	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	TBD	mJ
dv/dt (2)	Peak diode recovery voltage slope	TBD	V/ns
V _{ESD(G-S)}	G-S ESD (HBM C = 100 pF, R = 1.5 k Ω)	3000	V
T _j T _{stg}	Operating junction temperature Storage temperature	- 55 to 150	°C

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol Parameter		Value	Unit
Rthj-case	Thermal resistance junction-case max	1.79	°C/W
Rthj-pcb	Thermal resistance junction-pcb max	50	°C/W

4

Doc ID 18280 Rev 1

3/11

^{2.} $I_{SD} \le 2.8 \text{ A}, \text{ di/dt } \le 200 \text{ A/µs}, V_{Peak} \le V_{(BR)DSS}$

a. For the P-channel Power MOSFET actual polarity of voltages and current has to be reversed

Electrical characteristics STD3PK50Z

Electrical characteristics (b) 2

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	500			٧
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = max rating, V _{DS} = max rating,Tc=125 °C			1 100	μ Α μ Α
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ± 25 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	3.75	4.5	٧
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 1.4 A		3	4	Ω

Table 5. **Dynamic**

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance			620		pF
C _{oss}	Output capacitance	V _{DS} =25 V, f=1 MHz, V _{GS} =0	-	65	_	pF
C _{rss}	Reverse transfer capacitance	20 7 7 00		22		pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	$V_{GS} = 0$, $V_{DS} = 0$ to 400 V	-	TBD	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{GS} = 0, V _{DS} = 0 to 400 V	-	TBD	-	pF
R _G	Intrinsic gate resistance	f = 1MHz open drain	-	TBD	-	Ω
Qg	Total gate charge	$V_{DD} = 400 \text{ V}, I_D = 2.8 \text{ A}$		20		nC
Q_{gs}	Gate-source charge	V _{GS} =10 V	-	TBD	-	nC
Q_{gd}	Gate-drain charge	(see Figure 3)		TBD		nC

Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Doc ID 18280 Rev 1 4/11

^{2.} energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

b. For the P-channel Power MOSFET actual polarity of voltages and current has to be reversed

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V 050 V L 1.4.A		TBD		ns
t _r	Rise time	$V_{DD} = 250 \text{ V}, I_D = 1.4 \text{ A}, R_G = 4.7 \Omega V_{GS} = 10 \text{ V}$		TBD		ns
t _{d(off)}	Turn-off delay time	(see Figure 2)	-	TBD	-	ns
t _f	Fall time	(See Figure 2)		TBD		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM}	Source-drain current Source-drain current (pulsed)		-		2.8 11.2	mA A
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 2.8 A, V _{GS} =0	-		1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD} = 2.8 A, V_{DD} = 60 V di/dt = 100 A/ μ s, (see Figure 4)	-	TBD TBD TBD		ns nC A
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 2.8 A,V _{DD} = 60 V di/dt=100 A/μs, Tj=150 °C (see Figure 4)	-	TBD TBD TBD		ns nC A

^{1.} Pulsed: pulse duration = 300µs, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
BV _{GSO}	Gate-source breakdown voltage	Igs ± 1mA, (open drain)	30		-	V

The built-in-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Test circuits STD3PK50Z

3 Test circuits

Figure 2. Switching times test circuit for resistive load

Figure 3. Gate charge test circuit





Figure 4. Test circuit for diode recovery behavior



6/11 Doc ID 18280 Rev 1


4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of $\mathsf{ECOPACK}^{\mathbb{B}}$ packages, depending on their level of environmental compliance. $\mathsf{ECOPACK}^{\mathbb{B}}$ specifications, grade definitions and product status are available at: www.st.com. $\mathsf{ECOPACK}^{\mathbb{B}}$ is an ST trademark.

477

TO-252	(DPAK)	mechanical	data
--------	--------	------------	------


DIM.		mm.	
DIIVI.	min.	typ	max.
Α	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1		
L1		2.80	
L2		0.80	
L4	0.60		1
R		0.20	
V2	0 °		8 °




57

5 Packaging mechanical data

DPAK FOOTPRINT



TAPE AND REEL SHIPMENT





Doc ID 18280 Rev 1

Revision history STD3PK50Z

6 Revision history

Table 9. Document revision history

Date	Revision	Changes
26-Nov-2010	1	First release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 18280 Rev 1

11/11